



INTEGRATED CIRCUIT DESIGN @ ZEA-2

2021-04-28 | C. GREWING


Mitglied der Helmholtz-Gemeinschaft




JÜLICH
Forschungszentrum

ZEA 2: SYSTEM INTEGRATION HOUSE

- Detector and Sensor Systems
 - Spectrometry for Atmospheric Measurement
 - Groundpenetration Radar
 - Lysometer Development
 - Medical and Biological Instrumentation
 - Detector Development
 - Analog and Digital SiPM
 - Wavelength Shifting Fiber
 - Strawtubes
 - PMT
- 2010 Start of IC Development




Credit: MIT Lincoln Laboratory





AtmoLite:
Spectrometer
for CubeSat




iNode: Medical and
Biological research



Lysometer Development



Detector Development TEA2








Ground Penetration Radar

INDOOR POSITIONING SYSTEM

5 Patents

Full System Development of a Proprietary Concept: Resolution < 1mm



- Based on a PHD Thesis
 - System Modell in MatLab / Simulink
- TDOA Estimation DSP in Simulink
 - Virtual Oversampling with 1ps Resolution
- 65nm Syperheterodyn Transceiver at 5.7GHz
 - Fully Integrated FE
 - Polyphasefilter with 50MH Bandwidth
 - ADC 12 bit at 350MHz
 - Integrated PLL
- Systemintegration and Verification
 - In House Absorber Chamber Measurements



ELECTRONICS FOR QUANTUM COMPUTING




Development of Scalable Control and Readout System for Qubits at Cryogenic Temperatures

- System View:
 - Development of Qubit models
 - Error Correction Algorithms
- Concept and 22nm SOI Design:
 - Bias DAC
 - Control DAC
 - RF Frequency Control
 - RF Control DAC
 - Bias and Power Control
 - Readout Circuit



Pulse DAC

DCO




Attocube atto DRY800 cryostat





DETECTOR IC: VULCAN – AN ADC SoC FOR JUNO

Electronics Submerged with PMT

- Lower Bandwidth on the Cable
- Precise Signal Reconstruction
- No Analog Delay Line
- Control Loop to Suppress DC Variations
- Optional Overshoot Compensation



Key Parameter of Vulcan	
Process	65 nm CMOS
Active Area	22 mm ²
DSP w/ # Transistors	7 Mio
Power	~ 1.2 W
Input Impedance	< 10 Ohm
Input Bandwidth	500 MHz
Sampling Rate	1 GSample/s
Integrated Sigma Delta PLL	4GHz VCO
Dynamic Range	80 dB
ADC Resolution	3× 8 bit
High Gain	0.06 p.e./bit
Medium Gain	0.4 p.e./bit
Low Gain	8 p.e./bit



Vulcan: Son of Juno in ancient Greek mythology

RELIABILITY OF INTEGRATED CIRCUITS

Manufacturing defects due to process variations



- **Strong defects:** non-operational transistors or wires
→ immediate impact on functionality
- **Weak defects:** weakened wire wear out with time
→ fails with stress on circuit

Prevent by design methods


- Use wider/multiple conducting wires
 - Use multiple vias instead of single vias
- Electromigration studies prior tapeout

Suppressing infant failures

- **Test key parameters**
 - PLL frequency, oscillator voltage
 - DAC: INL / DNL
 - ADC: Offset and gain errors...
- **Best samples**, targeted ratio 30%



Degradation through electromigration



IR drop simulation digital part of Vulcan

Similar procedure as in automotive industry for reliability assurance


ZEA 2: SYSTEM INTEGRATION HOUSE

- We Can Work On Whole Signalchain: e.g. Sensor to DAQ
- We Have ***Strong Experience*** In:
 - Hardware Development
 - Chip – IC Development
 - Signal Processing
 - Data Management
 - Highspeed Data Transmission System
 - Modeling and Top-Down Development
 - ***Our Main Interests are ASIC and Signal Pre-Processing***
- We Think We Need to be ***Involved in the System Concept.***




SIGNAL FEATURE EXTRACTION HUB SOC

Internal Clock Generation




DETECTOR SYSTEMS ROADMAP



TAPE OUT Q1 2022:

- Configurable ADC:
 - 9bit / 12 bit
 - 250Mb/s / 1Gb/s
 - Input Impedance
 - Voltage / Current Input
- Internal Memory
- Trigger Input
- External:
 - PLL
 - PCU



FRAMEWORK TO DEVELOP TOP DOWN DATA PROCESSING

