

## The INTT Readout Electronic Review

# Electronics Readout Performance

WBS: 3.01


Takashi Hachiya,

Nara Women's University & RIKEN BNL

July 28<sup>th</sup>, 2021


The INTT Readout Electronic review

- Bus-Extender performance
- Readout data by Test pulse
- Signals after ROC regulator upgrade
- Slow Control & Register Readback



- Cable design (prototype)
  - Dimension (L x W): 120 x 5 cm<sup>2</sup>
  - 4 layers (signal , 2xGND, PWR)
  - Lines : 62 lines (Line and space : 130 & 130 um)
  - $Z_{diff}$  : 100 $\Omega$  by strip line structure
    - Signal layer is sandwiched by GND layers
  - **Liquid Crystal Polymer (LCP) as substrate**
    - Relatively new material for FPC
    - Less signal loss due to low di-electric constant & tan( $\delta$ )
    - Thick LCP available for  $Z_{diff}$  : 100um
  - **The design is decided based on EM-field simulation**

4 layers laminated by the adhesive sheet




- Prototype





- Electrical properties
  - **Signal loss vs freq.** ,
  - **$Z_{diff}$  by TDR**
  - **Eye diagram**
- Mechanical property
  - Accuracy of line & space
- Aging test
- Radiation hardness

Test bench to study properties of the single Bus-Extender



# Bus Extender Electrical Performance 1.2m





- Freq. dependence(s-parameter)
  - **Signal loss** : ~30%、
  - **Reflection**: < 10%

- Z<sub>diff</sub> by TDR
  - Z ~ 90Ω (slight smaller than 100Ω)

Data is consistent with the EM field simulation

# Eye diagram



Input : 200Mbps pseudo-random pulse with 500 ps rising time,



- The signal pulse is clearly separated from the mask
  - Pulse get distorted due to larger signal loss of hi-freq. component

# Eye diagram

Input : 200Mbps pseudo-random pulse with 500 ps rising time,





- The signal pulse is clearly separated from the mask
  - Pulse get distorted due to larger signal loss of hi-freq. component
  - Bit error rate <math>< 10^{-9}</math>

The performance of bus-extender is good enough for INTT


# Aging Test

- Keep healthy at least 3 year operation
- Mechanical stress by temperate
  - LCP is expanded and shrunk
  - Thru-hole could be damaged.
- Temperature cycle
  - -15 (30min.) ~ 75°C (30min.) with 1~2min. transition.
  - 1000 cycles (40 days)
- Test FPC sample
  - 4 layers, same as bus extender
  - 400, 1000, 1000 thru-holes are daisy chained and its resistance monitored .
- Results
  - Resistances changed with temperature
  - All FPC samples are healthy after 1000 cycles.



# Radiation hardness

- Radiation hardness tested
  - Keep healthy for at least three years of operation.
  - Investigate the radiation hardness since the Bus-extender is produced with advanced materials, LCP and adhesive sheet.





- FPC samples are exposed by strong Gamma source ( $^{60}\text{Co}$ ) @ QST Japan
  - Radiation dose: 5kGy, 500kGy, 1000k Gy

- Evaluate radiation hardness using two mechanical properties
  - Stiffness (Young's modulus)
  - Peeling Strength



After exposure, the samples look oxidized by ozone ( $\text{O}_3$ ) 9

# Results: Rad. hardness



- Young's modulus: No change within 7% uncertainties by radiation exposure
- Peel strength : No change for sPHENIX data taking and get smaller clearly for the higher exposure.


**Radiation hardness of Bus extender is good enough for sPHENIX**

# HDI + Bus Extender in Full Readout Chain


- Eye diagram w/ BE in the readout chain
- Data transmission sometimes failed w/ BE
  - Distortion and attenuation is consistent w/ the self BE performance
  - HDI make additional distortion.
- Larger (8mA) LVDS current recovers the transmission successfully
  - FPHX chip has a capability to change LVDS current from 1 – 8 mA




3mA w/o BE



3mA w/ BE





8mA w/ BE




Recovered by large LVDS current

- Improving the yield rate is necessary
  - Current good yield rate was ~20~30%
  - Production parameters are best tuned
    - Pressure to make multi-layer & make thru-hole
- Inspected/discussed the production procedure with manufacturers
  - Contamination of small dusts is major cause when producing the FPC
- New procedures to remove the dust as much as possible
  - UV lights to look for remaining dust
  - Silicon roller to remove dust
- Check the continuity before laminating multiple layers
- Expect to be improved to good yield rate ~80%

Short line by mis-exposure    Open line by mis-etching




# Continuity checks for the production



## Three times of the continuity checks during the production

- Twice at manufacture.
- One as receiving inspection

Yield rate improved dramatically




Flying probe tester  
The INTT Readout Electronic review



The special cable checker

- Barrel assembly is in progress
  - Checking the interfere of the ladders
  - Adjust the length of the bus extender.
  - Optimized the shape of the conversion cables




- **Bus-Extender**
  - **Final design : End of July**
  - **Test production: End of September**
  - **Full mass production**
    - **50 % production in Oct-Nov/2021**
    - **50 % production in Dec/2021-Jan/2022**
- **Conversion cable**
  - **Design : several different shapes**
  - **Test production**
  - **Mass production**

- Bus-Extender, Long and High Density Flexible Cable, is technically most challenging part on the INTT development.
- Performance of single bus-extender is confirmed to be good for INTT
  - **Signal loss and reflection is ~30% and ~10%, respectively**
  - **Enough opening of EYE**
  - **Good mechanical strength for long term stability**
- Yield rate improved
  - **Small dust to be removed**
  - **Another production is running to evaluate the yield rate with new procedure**
- Ready for the mass-production
  - **Final length of the bus-extender under consideration**
    - **Expect to be slightly shorter**
  - **Improve the yield rate ~80% expected.**

# Full Readout Chain


# Readout, SlowControl & Readbacker

- Full Readout Chain
  - 20 bit /hit is generated at FPHX and sent to ROC w/ 200 Mbps
- SlowControl
  - Send the control command to FPHX and the readout electronics (FEM, FEMIB, ROC) w/ 10 Mbps
  - The SC commands set thresholds in FPHX, Channel masks, flash memory
    - Flash memory expected to be used for the initial values
- Readbacker
  - Useful to see the ladder condition remotely







# Full Readout chain with Test pulse

- TP module built-in at ROC
  - 10 TP / ch with amplitude of 0-63
- Useful to see ch-by-ch response
  - ADC threshold clearly seen
  - Linearity between ADC (output) vs amplitude (input)
  - Nhits/ch by TP should be 350




This could be used for QA of the data transmission




# TP result : GOOD and BAD



GOOD



Fine



Bad




- GOOD:  $\langle N \rangle \sim 350$
- Fine :  $\langle N \rangle \sim 300$
- Low Entry :  $\langle N \rangle \sim < 250$
- Lost Channels :

# Data transmission test W/O BEX

- Tested the data transmission by running TP repeatedly
  - Drawing current of LVDS changed from 1,2,4 and 8mA
  - Testing 1 half ladder = 26 FPHX chips simultaneously
- Results
  - Transmission successful without BE for all LVDS currents


Performance of ROC SW5 port C3 (chip-wise)

Quality LVDS (mA)	Perfect	Fine	Bad/Dirty	Half entry, lost channels	Total
1	1196 92%	52 4%	52 4%	0 0%	1300 100%
2	1404 100%	0 0%	0 0%	0 0%	1404 100%
4	1248 96%	0 0%	52 4%	0 0%	1300 100%
8	2496 94%	130 5%	26 1%	4 0%	2656 100%
Total	6344 95%	182 3%	130 2%	4 0%	6660 100%



# Data transmission test W/ BEX


- Add bus-extender to the data path
- Results
  - Ratio increase w/ LVDS currents



Ratio of successful chips with the bus extender (ROC SW5-C3)

Quality LVDS (mA)	Perfect	Fine	Bad/Dirty	Half entry	Total
1	442	78	0	80	600
	74%	13%	0%	13%	100%
2	1196	78	0	23	1297
	92%	6%	0%	2%	100%
3	2600	52	26	12	2690
	97%	2%	1%	0%	100%
4	3952	234	0	3	4189
	94%	6%	0%	0%	100%
5	2834	104	26	1	2965
	96%	4%	1%	0%	100%
6	338	0	0	1	339
	100%	0%	0%	0%	100%
7	364	26	0	0	390
	93%	7%	0%	0%	100%
8	1560	104	0	0	1664
	94%	6%	0%	0%	100%
$\Sigma_4^8$	9048	468	26	5	9547
	94.8%	4.9%	0.3%	0.1%	100%

Ratio of successful chips (ROC SW5, C3)





# Data transmission test W/ BEX

- Add bus-extender to the data path
- Results
  - Ratio increase w/ LVDS currents
  - Ratio ~ 100% at LVDS  $\geq 4\text{mA}$  (FVTX = 2mA)

Ratio of successful chips (ROC SW5, C3)

Quality LVDS (mA)	Perfect	Fine	Bad/Dirty	Half entry	Total
1	234	26	26	70	356
	66%	7%	7%	20%	100%
2	156	0	0	83	239
	65%	0%	0%	35%	100%
3					
4	1092	26	52	5	1175
	93%	2%	4%	0%	100%
5					
6					
7					
8	1846	104	26	1	1977
	93%	5%	1%	0%	100%
4mA	2938	130	78	6	3152
+8mA	93.2%	4.1%	2.5%	0.2%	100%

2 different ports at ROC



Data transmission w/ Bus-Extender successful


Continue further investigation w/ different setups




# Slow Control

# Initialize FPHX with Slow Control


- Tested that SC initialize the registers for each FPHX
- Example: LVDS current changed to 3, 5, 8mA




3mA w/ BE



5mA w/ BE




8mA w/ BE




# Signals after ROC regulator upgrade

All ROC regulators were replaced from 2.5V to 3.0V to compensate the voltage drop

Before



After





- LVDS signal heights matches 8mA setting after the regulator upgrade
  - 8mA setting  $\rightarrow$  0.5V : Power was not enough to drive 8mA before the upgrade

# Readbacker at GUI

# Readback pulse

- Send the SC command to the chip.
  - SC commands and Readback values are monitored on the interception board
- Readback signal reach to FEM-IB
  - Transmitted from FPHX to FEM-IB via ROC and FEM.
  - Header (b\_10001101) added at FEM



# Readbacker at GUI

- Readbacker is tested at the NWU test bench.
- Readbacker works at the test bench in Nara and RIKEN.
  1. Readback value is the same with what we set to the register
  2. Readback value is the same with the default in hardware after reset
- The readbacker needs to be implemented with FELIX readout system

1: Readback = setting

Reg	Desc	To Chip	From Chip		
*	Wild	0	0	Read	Write
1	Mask	0	0	Read	Write
2	Dig Ctrl	5	7	Read	Write
3	Vref	1	1	Read	Write
4	DAC0	20	20	Read	Write
5	DAC1	25	25	Read	Write
6	DAC2	30	30	Read	Write
7	DAC3	35	35	Read	Write
8	DAC4	40	40	Read	Write
9	DAC5	45	45	Read	Write
10	DAC6	50	50	Read	Write
11	DAC7	55	55	Read	Write
12	N1Sel <3:0>	6	6	Read	Write
	N2Sel <7:4>	4	4		
13	FB1Sel <3:0>	4	4	Read	Write
	..eakSel <7:4>	0	0		
14	P3Sel <1:0>	0	0	Read	Write
	P2Sel <7:4>	4	4		
15	GSel <2:0>	2	2	Read	Write
	BWSEL <7:3>	8	8		
16	P1Sel <2:0>	5	5	Read	Write
	InjSel <5:3>	0	0		
17	LVDS Current	3	3	Read	Write
18	Resets	n/a		Read	Write



2: Readback = HW default

Reg	Desc	To Chip	From Chip		
*	Wild	0	0	Read	Write
1	Mask	0	0	Read	Write
2	Dig Ctrl	5	1	Read	Write
3	Vref	1	1	Read	Write
4	DAC0	20	8	Read	Write
5	DAC1	25	16	Read	Write
6	DAC2	30	32	Read	Write
7	DAC3	35	48	Read	Write
8	DAC4	40	80	Read	Write
9	DAC5	45	112	Read	Write
10	DAC6	50	144	Read	Write
11	DAC7	55	176	Read	Write
12	N1Sel <3:0>	6	6	Read	Write
	N2Sel <7:4>	4	4		
13	FB1Sel <3:0>	4	4	Read	Write
	..eakSel <7:4>	0	0		
14	P3Sel <1:0>	0	0	Read	Write
	P2Sel <7:4>	4	4		
15	GSel <2:0>	2	1	Read	Write
	BWSEL <7:3>	8	4		
16	P1Sel <2:0>	5	5	Read	Write
	InjSel <5:3>	0	0		
17	LVDS Current	170	170	Read	Write
18	Resets	n/a		Read	Write


- Bus-Extender, Long and High Density Flexible Cable, is technically most challenging part on the INTT development.
- Bus-Extender is ready for the mass production
  - **Final length of the bus-extender under consideration**
    - **Expect to be slightly shorter: 1.1m instead of 1.2m (prototyping it works)**
  - **Improve the yield rate.**
- Data's transmission w/ BEX is successful with the test pulse, the source test is in progress
- All ROC regulator (2.5V -> 3.0V) were replaced, leading to obtain very good test results.
- Slow Control and Register readback work successfully at the test bench

# backup

---



照射室内の様子




線源の位置とインターロック




# TP results : Fine and BAD

Fine (N < 300)




BAD1: less entries (N ~< 250)




350  
250

BAD2: Lost channels




# TP results : GOOD and BAD


Fine ( $N < 300$ )



BAD1: less entries ( $N \sim < 250$ )




BAD2: Lost channels



# Interception board

- The interception board is designed to measure the signal pulse of data transmitting between the ladder and ROC.
  - Useful for debugging and QA
- The side effect by the interception board is a distortion of the pulse




# Long and High Density Flexible Cable

Requirements of the data cable for INTT

- Long  $\sim 120\text{cm}$
- Dense = 62 pairs of the signal line (and power/GND)
- High speed = 200 Mbps LVDS ( $Z_{\text{diff}}=100\Omega$ )
- Tight space  $\sim 5\text{cm}$  and curving path
- (re)use the FVTX ROC

**No commercial cable available in the market**

- Develop the cable based on the FPC technology
  - Flexible and can be micro-fabricated
- Very long FPC is challenging
  - No fabrication machine for 120cm FPC
  - Large signal loss by 120cm during the signal transmission
  - Keep line & space precisely for whole length
    - Make the circuit open/short easily if the line width is fluctuated



Electrical and mechanical performance studied and production procedure developed



# Self-test completed

- Issues solved
  - Nodule structure on Cu-plating of the thru-hole
  - Weak peel strength

**The new adhesive sheet fixes the issues.**

- Additional tests reported by M. Morita
  - Signal measurement with full readout chain
  - Radiation hardness test

**Ready for the mass production**





- Young's modulus
  - **Vibrate the sample and measure the natural freq. by the LASER system**

Natural frequency to Young's modulus

$$f_n = a E$$

$f_n$  : Natural frequency  
 $E$  : Young's modulus,  
 $a, b$  : coefficients

- Peel strength
  - **Sample peeled off with 180 degree and measure its strength by a tensile tester**





# Additional test to send the SC to the SPHENIX chip




## chip

- Send the SC command to the chip of interest.
  - SC commands and Readback values are monitored on the IC board
- The test is successful



Chip=2, Side



Chip=2, Side



# BEX for INTT and FVTX

- BEX for INTT is much longer than that for FVTX
  - LCP used for small signal loss
- Technically challenging
  - Small signal loss
  - Stable Zdiff for the length

	FVTX	INTT
Length	10~30 cm	<b>120cm</b>
Layer	7	4
Signal	62 pairs (LVDS)	62 pairs
Power	V-a, V-d, GND	V-a, V-d, GND
Substrate	Polyimide	<b>LCP</b>
Impedance	50	50

