



Contribution ID: 118

Type: **Contribution Talk**

Proposal to Develop an Economical Low-Power Sub-psec Resolution ASIC

Thursday, 1 December 2022 11:55 (20 minutes)

We propose to develop a pathfinder multichannel chip using a modern CMOS process to demonstrate large channel count and scalable multi-buffered readout with sub-psec timing resolution. The development will address the important challenges of calibration, stability and power density that will need to be overcome to create a robust detector system for particle physics experiments in HEP and NP using precise timing for identification of particle flavor and family.

Primary authors: ADAMS, Bernhard (Quantum Optics Applied Research); ANGELICO, Evan (Stanford University); BRAGA, Davide (Fermilab); ERTLEY, Camden (Southwest Research Institute); FAHIM, Farah (Fermilab); FRISCH, Henry (Enrico Fermi Institute, University of Chicago); HEINTZ, Mary (Enrico Fermi Institute, University of Chicago); OBERLA, Eric (Enrico Fermi Institute, University of Chicago); PARK, Jinseo (Enrico Fermi Institute, University of Chicago); PASTIKA, Nathaniel (Fermilab); POE, Cameron (Enrico Fermi Institute, University of Chicago); RUBINOV, Paul (Fermilab); SULLIVAN, Neal (Angstrom Research, Inc.); TANG, Fukun (Enrico Fermi Institute, University of Chicago); VARNER, Gary (University of Hawaii); ZIMMERMAN, Thomas (Fermilab)

Presenter: PARK, Jinseo (Enrico Fermi Institute, University of Chicago)

Session Classification: WG1: Solid State Detectors and ASICs

Track Classification: WG1: Solid State Detectors and ASICs