

ROC Test Summary

2023/01/20

SE2, SE4, NW3, NW4, NW5, ROC21


Kazuma Fujiki, Jaein Hwang

[illegible]

Introduction


ROC #	FVTX	Class	A1	A2	A3	B1	B2	B3	C1	C2	C3	D1	D2	D3
22	SE2	2										F	F	
24	SE4	2									All Chips Few Entries		F	
17	NW3	4												
2	NW4	3				Chip 14~26 No Entry	Doesn't stick to DF18		F					Chip 1~13 No Entry
3	NW5	2						F						
21	-	2									Chip 1~13 Noisy			Chicken Issue

Introduction



ROC #	FVTX	Class	A1	A2	A3	B1	B2	B3	C1	C2	C3	D1	D2	D3
22	SE2	2										F	F	
24	SE4	2									All Chips Few Entries		F	
17	NW3	4												
2	NW4	3				Chip 14~26 No Entry	Doesn't stick to DF18		F					Chip 1~13 No Entry
3	NW5	2						F						
21	-	2									Chip 1~13 Noisy			Chicken Issue


Introduction



ROC #	FVTX	Class	A1	A2	A3	B1	B2	B3	C1	C2	C3	D1	D2	D3
22	SE2	2										F	F	
24	SE4	2									All Chips Few Entries		F	
17	NW3	4												
2	NW4	3				Chip 14~26 No Entry	Doesn't stick to DF18		F					Chip 1~13 No Entry
3	NW5	2						F						
21	-	2									Chip 1~13 Noisy			Chicken Issue

Bad

Introduction




ROC #	FVTX	Class	A1	A2	A3	B1	B2	B3	C1	C2	C3	D1	D2	D3
22	SE2	2										F	F	
24	SE4	2									All Chips Few Entries		F	
17	NW3	4												
2	NW4	3				Chip 14~26 No Entry	Doesn't stick to DF18		F					Chip 1~13 No Entry
3	NW5	2						F						
21	-	2									Chip 1~13 Noisy			Chicken Issue

No data at all

Bad

Introduction



ROC #	FVTX	Class	A1	A2	A3	B1	B2	B3	C1	C2	C3	D1	D2	D3
22	SE2	2										F	F	
24	SE4	2									All Chips Few Entries		F	
17	NW3	4												
2	NW4	3				Chip 14~26 No Entry	Doesn't stick to DF18		F					Chip 1~13 No Entry
3	NW5	2						F						
21	-	2									Chip 1~13 Noisy			Chicken Issue

Class 1 ... 12 Good ports
 Class 2 ... 10, 11 Good ports
 Class 3 ... 8, 9 Good Ports
 Class 4 ... Less than 7 Good ports

No data at all

Bad

TLK Replaced Ports

ROC #	FVTX	Class	A1	A2	A3	B1	B2	B3	C1	C2	C3	D1	D2	D3
22	SE2	2										F	F	
24	SE4	2									All Chips Few Entries		F	
17	NW3	4												
2	NW4	3				Chip 14~26 No Entry	Doesn't stick to DF18		F					Chip 1~13 No Entry
3	NW5	2						F						
21	-	2									Chip 1~13 Noisy			Chicken Issue


SE2

ROC #	FVTX	Class	A1	A2	A3	B1	B2	B3	C1	C2	C3	D1	D2	D3
22	SE2	2										F	F	
24	SE4	2									All Chips Few Entries		F	
17	NW3	4												
2	NW4	3				Chip 14~26 No Entry	Doesn't stick to DF18		F					Chip 1~13 No Entry
3	NW5	2						F						
21	-	2									Chip 1~13 Noisy			Chicken Issue

SE4

ROC #	FVTX	Class	A1	A2	A3	B1	B2	B3	C1	C2	C3	D1	D2	D3
22	SE2	2										F	F	
24	SE4	2									All Chips Few Entries		F	
17	NW3	4												
2	NW4	3				Chip 14~26 No Entry	Doesn't stick to DF18		F					Chip 1~13 No Entry
3	NW5	2						F						
21	-	2									Chip 1~13 Noisy			Chicken Issue

SE4



ROC #	FVTX	Class	A1	A2	A3	B1	B2	B3	C1	C2		D1	D2	D3
22	SE2	2										F	F	
24	SE4	2									All Chips Few Entries		F	
17	NW3	4												
2	NW4	3				Chip 14~26 No Entry	Doesn't stick to DF18		F					Chip 1~13 No Entry
3	NW5	2						F						
21	-	2									Chip 1~13 Noisy			Chicken Issue

NW3


ROC #	FVTX	Class	A1	A2	A3	B1	B2	B3	C1	C2	C3	D1	D2	D3
22	SE2	2										F	F	
24	SE4	2									All Chips Few Entries		F	
17	NW3	4												
2	NW4	3				Chip 14~26 No Entry	Doesn't stick to DF18		F					Chip 1~13 No Entry
3	NW5	2						F						
21	-	2									Chip 1~13 Noisy			Chicken Issue

NW4


ROC #	FVTX	Class	A1	A2	A3	B1	B2	B3	C1	C2	C3	D1	D2	D3
22	SE2	2										F	F	
24	SE4	2									All Chips Few Entries		F	
17	NW3	4												
2	NW4	3				Chip 14~26 No Entry	Doesn't stick to DF18		F					Chip 1~13 No Entry
3	NW5	2						F						
21	-	2									Chip 1~13 Noisy			Chicken Issue

NW4


ROC #	FVTX	Class	A1	A2	A3	B1	B2	B3	C1	C2	C3	D1	D2	D3
22	SE2	2										F	F	
24	SE4	2									All Chips Few Entries		F	
17	NW3	4												
2	NW4	3				Chip 14~26 No Entry	Doesn't stick to DF18		F					Chip 1~13 No Entry
											Chip 1~13 Noisy			Chicken Issue



NW4



ROC #	FVTX	Class	A1	A2	A3	B1	B2	B3	C1	C2	C3	D1	D2	D3
22	SE2	2										F		
24	SE4	2									All Chips Few Entries		F	
17	NW3	4												
2	NW4	3				Chip 14~26 No Entry	Doesn't stick to DF18		F					Chip 1~13 No Entry
											Chip 1~13 Noisy			Chicken Issue



NW5


ROC #	FVTX	Class	A1	A2	A3	B1	B2	B3	C1	C2	C3	D1	D2	D3
22	SE2	2										F	F	
24	SE4	2									All Chips Few Entries		F	
17	NW3	4												
2	NW4	3				Chip 14~26 No Entry	Doesn't stick to DF18		F					Chip 1~13 No Entry
3	NW5	2						F						
21	-	2									Chip 1~13 Noisy			Chicken Issue

ROC 21


ROC #	FVTX	Class	A1	A2	A3	B1	B2	B3	C1	C2	C3	D1	D2	D3
22	SE2	2										F	F	
24	SE4	2									All Chips Few Entries		F	
17	NW3	4												
2	NW4	3				Chip 14~26 No Entry	Doesn't stick to DF18		F					Chip 1~13 No Entry
3	NW5	2						F						
21	-	2									Chip 1~13 Noisy			Chicken Issue

ROC 21

ROC #	FVTX	Class	A1	A2	A3	B1	B2	B3	C1	C2	C3	D1	D2	D3
22	SE2	2										F	F	
24	SE4	2									All Chips Few Entries		F	
17	NW3	2												
														Chip 1~13 No Entry
											Chip 1~13 Noisy			Chicken Issue




ROC 21



ROC #	FVTX	Class	A1	A2	A3	B1	B2	B3	C1	C2	C3	D1	D3
22	SE2	2										F	
24	SE4	2									All Chips Few Entries		
17	NW3	2											

Chip 1~13 Noisy

Chicken Issue



Improvement Plan

[illegible]

Improvement Plan

[illegible]

Improvement Plan



ROC #	FVTX	Class	A1	A2	A3	B1	B2	B3	C1	C2	C3	D1	D2	D3
22	SE2	1												
24	SE4	2												
17	NW3	4	Replace CS TLK											
2	NW4	3					Replace DF18 (P210 P211)							
3	NW5	1												
21	-	2												



Summary

- Fiber Latch Issues are fixed by replacing TLK.
- Previously good ports have Fiver Latch Issue.
- SE2, SE4, NW5, and ROC21 are going to be sent to BNL today.