## eRD109 R\&D for waveform digitizing FEB for ePIC forward ECAL

It is R\&D for a high-resolution waveform digitizing readout (similar to STAR FCS), although also working with ORNL group to evaluate whether HGCROC can meet performance requirements instead.

In the meanwhile it is also development of mechanical, power, SiPM bias, cooling, and interfaces of an FEB which fits the forward ECAL application - whether the readout be HGCROC or a waveform digitizer.

Waveform digitizer may be COTS ADC (assumed for now) + FPGA, or it may be an ASIC (+ FPGA if need be).

- about 19,000 towers (not yet precisely defined)
- each $4 \times 6 \times 6 \mathrm{~mm}^{2}$ SiPM's, $15 \mu \mathrm{~m}$ pixel pitch ( 640,000 pixels)
- light yield roughly 1000 pixels/GeV
- fundamental grouping is $4 \times 4$ block of towers $\left(10 \times 10 \mathrm{~cm}^{2}\right)$ - FEB must fit over that
- temperature compensation of SiPM bias - instead of control of SiPM temperature
- $\sim^{10}{ }^{11} \mathrm{n} / \mathrm{cm}^{2} /$ year (near beamline)
- waveform digitizing @ (likely) $98.5 \mathrm{MHz} / 3=32.83 \mathrm{MHz}$
- pulses shaped to ~8 samples width
- streaming readout (of course)


## STATUS/WORK UPDATE

- eRD109 funds finally in place, real work on the FEE development commencing
- effective start date 5/1/23
- work now in progress:
- ADC chip selection and procurement (for $1^{\text {st }}$ R\&D prototype), and (if feasible) eval board procurement
- most likely ADC is TI \# ADC3422 (compatible ADC3442 for 14-bit, start with that)
- $44 \%$ lower cost than nearest reasonable competitor, performance about same (on paper anyway)
- 4 channel chips (vs. 16 channel competitor); there are pros and cons both ways, will need to really get into layout details before I know my regrets - the PCB layout will be very challenging either way
- water cooling prototyping (actually was done in January)
- looks fine w/ standard 3/16" copper tubing @ 0.25 liters/min
- design and prototyping for DC/DC converter possibility - for cable size/mass and power reduction
- 19,000 ADC's: @ $1.8 \mathrm{~V} \rightarrow 528$ A vs. @ $13 \mathrm{~V} \rightarrow 91 \mathrm{~A}$ (after accounting for $80 \%$ efficiency)
- (soon): FPGA selection and procurement, FEB-RDO interface planning
- still thinking about Microsemi PolarFire rad-tolerant FPGA's
- higher cost, less capable on LVDS serial ADC interface (but good enough??? thinking about it...)
- SiPM boards mechanical and connectors - plan to make quick cheap dummy PCB (OshPark) soon

FEB \& SiPM carrier mechanical cartoons (dimensioned sketches will be made later)

2-block (32 tower) FEB

FEB not shown (in this view only)
(but see next page)


water tubing connection to FEB is also an electrical ground for FEB (important for noise/EMI and safety)
all cables and water tubing route basically only horizontally on detector


## SOME MORE DETAIL ON POWER

This will of course be a universal concern in ePIC design. Perhaps with universal solution(s).
It will be very difficult to support modern low-voltage components such as FPGA \& ADC w/o some DC/DC converters. The typical requirement will be $\mathrm{O}(10 \mathrm{~V})$ in, 0.9 to 2.5 V out, a few Watts power level.

In the case of forward ECAL FEB specifically, I'll need $1.8 \mathrm{~V} @ 0.9 \mathrm{~A}$ for ADC's.
Priority list of constraints/requirements on the $\mathrm{DC} / \mathrm{DC}$ :

- Low noise (at least for FEB application if not for RDO)
- Magnetic field immune
- Small size, low mass
- Reasonable efficiency ( $70 \%$ enough probably)
- Radiation tolerance (COTS ok?)



## Solutions:

- Certainly an air-core inductor buck converter
- High ratio and low noise switched capacitor converters unlikely to be practical
- Frequency of several MHz is a must
- Tradeoff of inductor size vs. noise and efficiency
- Monolithic, i.e., integrated controller and switches, is needed for small size and low noise
- "Synchronous" (i.e. FET not diode for low side switch) for reasonable efficiency

Chips (for 1.8 V 0.9 A):

- CERN's bPOL12V
- Very rad hard, $10^{15} \mathrm{n} / \mathrm{cm}^{2}$
- Noise and efficiency may not be state of the art - LT \# LTC3601 (or LTC3600)
- Well matched to this load; low noise, $\sim 82 \%$ eff.
- Radiation effects?

Both (\& others?) will be investigated...

Unfortunately... this eval board is now fried! (sloppy probing short, my bad)
~3.4 MHz operating frequency
$10 \mathrm{~ns} /$ div
$2 \times 380 \mathrm{nH}$ oriented oppositely, mounted closely $10 \times 10 \mathrm{~mm}^{2}$

I will make specific low noise board @ OSHpark, that was needed next anyway.

ground plane (since the inductors would be over a ground plane on a real board design)

Efficiency to deliver ADC power w/

- board losses only (measured, LTC3601)
- board and 20 AWG cable ( 50 feet) w/ 4 boards per cable


Compare to efficiency with 0.3 V drop linear regulator 85\%
and with 16 AWG cable (50 feet) to each board 73\%

