
AstroPix Test Results

Amanda Steinhebel


16 June 2023 ePIC Imaging Barrel Calorimeter Meeting

Publication history

- ATLASPix
 - https://arxiv.org/abs/2101.02665 g
 - o https://arxiv.org/abs/2109.13409 \$\frac{1}{6}\$ 1.00
- AstroPix_v1 (analog data) /
 - https://arxiv.org/abs/2209.02631
- AstroPix_v2 (analog data)
 - https://arxiv.org/abs/2302.00101
- AstroPix_v2 (digital data)
 - o Upcoming IEEE proceedings
- A-STEP, utilizing AstroPix_v3
 - Upcoming ICRC proceedings



GSFC Bench




Chip PCB

High-voltage bias

Digital periphery, "digital top"


Connection to testing readout board



200 MHz sample clock

Output analog signal

Wire bonds for power and IO



Testing Tools

Inputs

- Injected voltage
 - Voltage generated on chip or on board and delivered to individual pixel
- Radioactive sources
 - Focusing on 14-122 keV range for now
 - Have sources with lines up to 650 keV+

Outputs

- Analog data
 - Output of the charge-sensitive amplifier
 - Requires wiring directly to the pixel so limited to the 35 pixels in first row (near periphery)
 - For debugging
- Digital data
 - Fully digitized signal
 - Full array accessable

Disclaimer slide!

There are big design updates in store for v4 and for the final chip version for ePIC integration

These results all feature the newest fabricated chip, v3

Not all configuration/results will be directly projectable

Non- projectable v3 specific features indicated with v3





Digital Data


DIFFERENT DATA STRUCTURE IN V3 THAN IN V4

- OR row and column information to only two channels (row, col) are sent to digital top
 - Pixel array acting like strips
- Encoded digital information:
 - ChipID relates chip to location in daisy chain
 - Payload relates to SPI line
 - Location row or column with comparator that measured over threshold
 - Timestamp 8bit value counted with 2 MHz clock
 - isCol boolean for row or column
 - LSB, MSB, ToT time over threshold value, converted to us offline given clock speeds
- Each hit (row or column data packet) = 5 Bytes
- A "good event" requires:
 - One row and one column packet in same readout stream
 - Matching timestamp
 - No ToT matching requirement at GSFC



Example data

Chip returns bitstreams:



Which encode info:

| Chip | ID payload | location | isCol | timestan | np tot_msb | tot_lsb | tot_total |
|------|------------|----------|-------|----------|------------|---------|-----------|
| 0 | 4 | 0 | False | 119 | 11 | 55 | 2871 |
| 0 | 4 | 0 | True | 119 | 11 | 35 | 2851 |

v3

V3 substrates

Fabricated chips (single chips and quad-chips) using 3 different substrates

 Quad
 Quad
 S3

 S1
 3
 7
 S4
 S11

 Quad
 Quad
 S5
 Quad
 Quad

 1
 4
 8
 S6
 11

 Quad
 Quad
 S7
 Quad
 Quad

 2
 5
 9
 S8
 12

 S2
 Quad
 Quad
 S9
 S12

 6
 10
 S10

| | TSI Substrate | Okmetic Substrate | Topsil Substrate | |
|----------------------------------|---|----------------------------------|--|--|
| Purpose | Testing | Backup | Flight | |
| Resistivity [Ω*cm] | 50 | 300-400 | 10,000 | |
| Number of wafers | 2 | 2 | 3 | |
| Diced and mounted on test board? | Yes | No (in progress) | Yes | |
| Breakdown voltage [-V] | 250 | 290 | High leakage current (uA) with any applied voltage | |
| Leakage current, -150V [-nA] | 40 | 40 | High (80mA at -30V) | |
| Testing notes | Low-quality substrate, high pixel variability | Tested on wafer, sent for dicing | Challenging - will explore in a bit | |


TSI (low-resistivity) v3 response to injection


99.8% of readout streams measure two hits - one row and one column




- Enable one pixel at a time
- Inject a 300 mV square wave (~12 Hz) for 30s into each pixel individually
- Default 100 mV comparator threshold
- Plot "good events"


Mean trigger rate discrepancy possibly from DAC settings (configuring amplifier bias/load current, comparator bias, etc) not yet being optimized for v3






ToT response from pixel scan 0.3V injection







4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34

- Pixels do not respond uniformly
 - Poorly fit mean ToT value in histogram of mean pixel ToTs
 - Will require individual pixel calibration
- Some pixel ToT spectra are poorly fit with large sigma values
 - Average energy resolution ~ 35%
 - Remember configuration settings aren't optimized yet!

Active and previous work at GSFC

v3 WIPs

- Determine utility of high-resistivity chip
- Configuration setting optimization
- Pixel variation studies with radioactive sources rather than injections
- Train an undergraduate summer intern
- Software development and maintenance -

https://github.com/astropix


 Please contribute and let me know if things break!


Repeatable v2 Studies

- Pixel-by-pixel digital threshold optimization (S-curve creation) and consequent global threshold setting
- Noisy pixel identification and masking
- Single-pixel energy calibration
- Full (masked) array running

AstroPix_v3 testing outside of GSFC

- v3 digital calibration
 - First results from collaborators
 In Japan
 - Low-resistivity chip, single pixel
- IV and CV curves for all wafer substrates
 - Diagnostic tools from ANL
 - Low-resistivity TSI Substrate
- Power measurements
 - Test and simulation by chip designers at KIT






14


A-STEP and v3

- A-STEP mission objective = Raise technical readiness level (TRL) of AstroPix quad-chip for future use in AMEGO-X
 - Validate operation of v3 quad-chip in space environment on sounding rocket
- AstroPix_v3 is a flight chip to be used on A-STEP
 - Use tools developed while playing around with v3 to create a structured v3 test program



Work to be done for A-STEP

- First flex bus bar designed to connect upper 2 chips in quad chip
- First test of chip daisy-chains
- Scaling of firmware to handle multiple chips / multiple layers
- Mechanical testing of wire bonds, support structure (windowpane-like supports, not solid PCB)
- Flight software for data packetization and telemetry (new sophistication to DAQ)
- Eventual environmental testing of full system
 - Vibration, temperature/vacuum, etc



Backup


Topsil (high-resistivity) v3 response to injection


93.3% of readout streams measure two hits - one row and one column




- Enable one pixel at a time
- Inject a 300 mV square wave (~12 Hz) for 30s into each pixel individually
- Default 100 mV comparator threshold
- Plot "good events"

Geometric pattern of pixel sensitivity, currently under investigation






Investigating the high-resistivity wafer - 0.3V injection





8 10 12 14 16 18 20 22 24 26 28 30 32 34

8 10 12 14 16 18 20 22 24 26 28 30 32 34

ToT response from pixel scan 0.3V injection, W10S06







- High-resistivity wafer
- Pixels do not respond uniformly geometrically
 - 48% report no data
 - 18% have no good events
 - Remaining hits span full ToT spectrum
- Pixels that do measure
 ToT spectra return poorly
 fit data with large sigma
 values
- Using same un-optimized configuration settings as pixel scan with low-resistivity wafer W02