



## **The EICROC Project**

	Objective: Development and characterization of an ASIC EICROC (32 x 32)	
	able to read-out the new generation of pixelated (500 x 500 μm²) silicon sensors: AC-LGAD (Low-Gain Avalanche Diode) coupled AC	
	for the Electron Ion Collider (EIC)	
	1 <sup>st</sup> intention: optimized for Far Forward detectors: the <b>Roman Pots</b>	
RC2	Stepping up through succesive ASIC iterations	
RC3	to control performances fulfilling ePIC detector requirements	
	EICROC0 prototype (16 channels; 4 x 4): under test since March '23	
	EICROC0_V1: updated EICROC0 fixing observed issues + lower power consumption ADC:	2024
	EICROC1 including EIC clocking): 2025	

➢ ./.. EICROC2 (32 x 32 channels): 2026

(EICROC Project Timeline in back-up slides, p15)



RC2

#### Status of EICROC0 Test Bench at UCLab **2**P2iO

### Preliminary studies [board w/ EICROCO, no AC-LGAD]

- TZ Pre Amplifier output signals
  - S/N > 70 for 12.5 fC input (expectation S/N > 5 for 1 fC input)
    Jitter evaluation: 34 ps (25 fC), 41 ps (6 fC) [theoretical 12 ps]
  - investigation of a flloor jitter contribution from charge injection
- $\succ$  TDC performance:

RC3

- Time resolution ~ 20 ps
- quantification step (~25 ps) in fair agreement with design
- > ADC performance in agreement with design
- Investigation of noise / clock couplings on-going to drive next **ASIC** teration
- Evaluation of cross-talk between channels underway

Short term plan: to evaluate performances of the existing board w/ EICROC0 + AC-LGAD  $(4 \times 4)$ 



Wire-bonding by 💽 Brookhaven

#### Typical **PA output signal** (12.5 fC input)

MEGA



Rise (Fall) Time (RT) computed between 10% and 90% of |Max. - Ampl. |

RT 0.7 ns

ePIC PID Detector Review, July 5-6, 2023



RC3

RC4

# AC-LGAD ASIC effort: Status (June '23)

Supported by DOE/eRD109 Consortium

**EICROC developments** (OMEGA, CEA/Irfu, IJCLab in close collaboration with BNL):

- EICROCO characterization on-going to drive next ASIC iteration
- Individually each component shows performance in agreement with design
- Investigation of noise / clock couplings on-going to drive next ASIC teration
- Evaluation of cross-talk between channels underway
- additional test benches at OMEGA (operational), at BNL (shortly), at CEA/Irfu
- EICROC French team reinforced

For risk mitigation: other AC-LGAD ASIC designs considered (eRD109 supports) → FCFD (Fermi Lab): FCFDv1, FCFDv2

> UCSC/SCIPP: characterization of 3rd party ASICs: HPSoC, ASROC & FAST-2/3