



# Silicon MAPS Streaming Readout in ALICE, sPHENIX, and ePIC

J. Schambach

Oak Ridge National Laboratory

- ALICE ITS-2
- sPHENIX MVTX
- ALICE ITS-3
- ePIC SVT



# ALICE ITS-2 Layout



- ▶ 7-layer barrel, based on CMOS MAPS sensors ("ALPIDE")
- ▶ Coverage:  $r$  22 – 400 mm,  $|\eta| \leq 1.22$
- ▶ ~24k pixel chips (a 12.5 G pixel camera)
- ▶ ~10m<sup>2</sup> active area

# ALPIDE Sensor Technology



Pixel Sensor CMOS 180 nm Imaging Process (TowerJazz)  
 3 nm thin gate oxide, 6 metal layers



## Key Features

- 29  $\mu\text{m}$  x 27  $\mu\text{m}$  pixel pitch, chip size 30 mm x 15 mm, 50  $\mu\text{m}$  (IB) / 100  $\mu\text{m}$  (OB) thick
- Continuously active, ultra-low power front-end (40nW/pixel)
- Ultra-low power matrix readout (< 200mW whole chip)
- Global shutter: triggered acquisition or “continuous readout”
- High speed output serial link: 1.2 Gbit/s (IB), 400 Mbit/s (OB)

# ALPIDE Principle of Operation



ultra low-power front-end circuit  
40nW / pixel


## Front-end acts as delay line

- Sensor and front-end continuously active
- Upon particle hit front-end forms a pulse with  $\sim 1\text{-}2\mu\text{s}$  peaking time (“analog delay”)
- Threshold is applied to form binary pulse
- Hit is latched into memory if strobe is applied during binary pulse


# Triggered and “Continuous” Mode Operations

- ITS-2 can operate in two modes:


*Triggered mode:* Pixels are latched with a short ( $\sim 100$  ns) strobe window, followed by read out, based on an external trigger.




*Continuous mode:* Pixels are latched using long, periodic strobe windows ( $\sim 10$   $\mu$ s) with short inter-strobe periods ( $\approx 100$  ns) to initiate read out.




# ALPIDE Readout Architecture




# ALICE ITS-2 Readout Hierarchy



# ALICE Common Readout Unit (CRU) v2




- Altera Arria 10 FPGA
- Custom designed cooling
- Avago Minipods:
  - 4x 12 TX
  - 4x 12 RX
- 48 optical outputs (MTP), 48 optical inputs (MTP)
- USB Blaster II
- X16, Gen3 PCIe (CFM rev 3.0); 128 Gb/s






# MAPS Streaming Readout Data Format



SOC: Start of Continuous  
 EOC: End of Continuous  
 TDH: Trigger Data Header  
 TDT: Trigger Data Trailer  
 RDH: Raw Data Header  
 IHW: ITS Header Word



# sPHENIX - MVTX



Proposal Document: sPH-HF-2018-001  
<https://indico.bnl.gov/event/4072/>

Outer HCAL  
 SC Magnet  
 Inner HCAL  
 EMCAL  
 TPC  
 INTT

- sPHENIX cost-effectively reuses the ITS electronics as built, replacing the ALICE CRU with the ATLAS FELIX backend
- Modified ALICE ITS mechanics to fit it into sPHENIX




**MVTX Readout Units, PUs & other services**

Located Outside Magnet on Platform:  
 Much lower Radiation than ITS


MVTX parameters: L = 271 mm

	R_min (mm)
Layer 0	24.61
Layer 1	31.98
Layer 2	39.93

# MVTX Readout System



# sPHENIX “BackEnd”: ATLAS FELIX 712v2




**sPHENIX Timing Mezzanine**

## Architecture Highlights:


- Xilinx Kintex Ultrascale KU115 FPGA
- 48 **bi-directional** GBT links
- 16 lane Gen 3 PCIe
- Mezzanine site for sPHENIX timing system card

## Performance:

- PCIe Tx > 100Gb/s



# sPHENIX DAQ Architecture




MVTX Hardware:  
 48 Staves  
 48 FEE (Readout Units)  
 6 FELIX BNL-712v2  
 6 EBDC servers


### Acronyms:

FEE	Front End Electronics
FELIX	Front End Link eXchange
EBDC	Event Buffer and Data Compressor
ATP	Assembly and Trigger Processors
Buffer Box	Interim storage
FEM	Front End Module
DCM2	Data Collection Module
SEB	Sub-Event Buffer


# ALICE ITS-3 Streaming Readout



TPSCo 65nm CMOS imaging process wafer-scale Sensors




small PCB, one per sub-module  
 This board will host the two VTRx+ modules  
 VTRx+ to be placed as close as possible to sensor edge  
 The approximate dimensions are 30 mm x 30 mm.



ITS-3 Readout Concept

## Control Board

Contains all the remaining electronics  
 It is divided into several segments avoiding acceptance cone



\*VTRx+ (Versatile TransReceiver)= Optical Link Module for Data Transmission

# ALICE ITS-3 “MOSAIX” Stitched Sensor

Layer 0: 12 x 3 repeated units+endcaps

Layer 1: 12 x 4 repeated units+endcaps


Layer 2: 12 x 5 repeated units+endcaps

 Repeated (Stitched) Sensing Unit (RSU)


## ITS-3

IB Layer Parameters	Layer 0	Layer 1	Layer 2
Sensor length [mm]		265.992	
Sensitive length [mm]		259.992	
Sensor azimuthal width [mm]	58.692	78.256	97.820
Radial position [mm]	19.0	25.2	31.5
Equatorial gap [mm]		1.0	

Table 3.2: Design dimensions of the sensor dies and radial position.



# Half Repeated Sensor Unit



Block	Width [mm]	Height [mm]	Block Area [mm <sup>2</sup> ]	Instances	Percent area
RSU	21.666	19.564	423.873	1	100 %
Pixel Matrix	3.571	9.197	32.843	12	92.98 %
Biasing	3.571	0.060	0.214	12	0.61 %
Power switches	0.020	9.257	0.185	12	0.52 %
Data Backbone	0.060	9.257	0.555	4	0.52 %
Readout periphery	3.591	0.200	0.718	12	2.03 %
Test pads	21.666	0.250	5.416	2	2.56 %
Seal ring and dicing lane	21.666	0.075	1.625	2	0.77 %

**Table 3.4:** Plan of dimensions of the blocks composing one Repeated Sensor Unit and percentage of the RSU area occupied by the instances of the block.


Each Half Unit is segmented in **Tiles (Domains)**

Each **tile** acts as an **independent sensor**

Separate Local Power Configuration



Readout Link (160 Mb/s)

Each **Tile** data output has direct connection to the **left endcap**








# On-Chip Readout Scheme




# Data Flow – From Tile to Left Endcap



160 Mbps x 144 = 23.04 Gbps (ITS3 expected: 15.55 Gbps)


# ITS-3 Detector Electronics – Data & Control



VTRx+




lpGBT




# ePIC Silicon Vertex Tracker (SVT)

- Well integrated, large acceptance, high precision Silicon Vertex Tracker based on large area, low power MAPS in 65 nm CMOS imaging technology



- Hadronic Calorimeters (HCAL)
- Solenoidal Magnet
- E/M Calorimeters (ECal)
- Time-of-Flight (ToF), DIRC, RICH detectors
- MPGD trackers
- MAPS tracker






SVT Total (active) area ~ 8.5 m<sup>2</sup>

ePIC SVT target specifications	
Spatial resolution	~ 5 $\mu$ m
Power	< 40 mW/cm <sup>2</sup>
Frame rate	$\leq 2 \mu$ s
Material budget (per layer)	IB: <b>0.05%</b> X/X <sub>0</sub> OB: <b>0.25, 0.55%</b> X/X <sub>0</sub> EE/HE: <b>0.25%</b> X/X <sub>0</sub>


# ePIC SVT Barrel & Disks





Region	Layer	radius [mm]	length [mm]	X/X0
IB	L0	36	270	0.05 %
	L1	48	270	0.05 %
	L2	120	270	0.05 %
OB	L3	270	540	0.25 %
	L4	420	840	0.55 %



Inner Barrel



Outer Barrel




EE/HE	+z [mm]	-z [mm]	r_out [mm]	X/X0 %
ED0/HD0	250	-250	240	0.24
ED1/HD1	450	-450	420	0.24
ED2/HD2	700	-650	420	0.24
ED3/HD3	1000	-900	420	0.24
ED4/HD4	1350	-1150	420	0.24

h & e Disks

# ePIC MAPS Readout

- Development of a multiplexing strategy for the output links of the EIC LAS
  - Multiple 5 Gbps links in ITS3 sensor, not needed for the (much lower) data rates at ePIC
- Two options under consideration
  - External multiplexing using commercial (radiation tolerant) FPGA
  - Multiplexing integrated into sensor ASIC



# ePIC Backend: ATLAS FELIX Phase II Run 4 hardware

- Based on **Xilinx Versal Prime VM1802**

- Dual-core ARM Cortex-A72 Application Processing Unit
- Dual-core ARM Cortex-R5F Real-Time Processing Unit
- AI Engine
- Programmable Logic
- Future: Versal Premium

- 4 Samtec FireFly transceivers**

- 24 bi-directional optical links (future: 48 links)
- 10 / 25 Gbps bandwidth per channel


- 1 Samtec FireFly for LTI/TTC links**

- Trigger, Timing and Control (4 links)
- 100 GbE Networking


- PCIe Gen4 x16 (240Gbps)**

- 2 x8 lanes bifurcated
- Future: PCIe Gen5 up to 16 lanes

BNL FLX-182 Prototype




Versal Prime



# BACKUP



# ALICE Data Acquisition: First Level Processors with CRUs






Fig. 5. Block diagram of the FLX-712 firmware

arXiv:1806.10667v1






Fig. 6. Structure of the Wupper PCIe engine

# Matrix Readout



low-power matrix readout ~ 2mW


## Pixel Matrix - Hit driven architecture

- Priority encoder sequentially provides addresses of all hit pixels present in double column
- No activity if no hit (**no free running clock**) → **low power**


# ALPIDE Architecture

## ALPIDE elements potentially SEU sensitive

1. Pixel Logic: mask and pulse registers (not protected)  
Mitigation : Refresh pixel mask bits in background
2. Periphery logic: state machine, FIFO pointers, counters and configuration registers with TMR
3. Top readout unit and data management unit FIFO with Hamming protection
4. Region Readout DPRAM partially protected  
format protected  
hit data not protected
5. Data Transmission Unit: PLL and Serializer with TMR



## Basic Triple Modular Redundancy register cell



# ALICE Server/GPU Farms for Data Acquisition and Online Processing

## Data Acquisition Servers & Electronics

- 13 “First level Processors” (FLP)
  - 2 CRUs & 8TB of local storage each
- Storage Farm for commissioning:
  - 200 TB local disk server + 500 TB cloud storage
- Event Processing Nodes (GPU Farms)

