

H2GCROC3 —> ePIROC

Norbert Novitzky (ORNL)

ORNL is managed by UT-Battelle LLC for the US Department of Energy






Explaining the ADC/TOT combination


HGCROC is not a waveform sampling chip:

- It sends a 32-bit word for each channel each Bunch Crossing (BX) 10-bit ADC, 10-bit TOA, 12-bit TOT:
 - Format explained in the next slide
- eRD109 is looking into the consecutive BX readouts and the shaper configurations






CMS/LHC strategy is looking into one BX only




- Important to distinguish clusters in the pile-up events (timing is 15-35 ps, TOA)
- They focus on 1 single BX readout



ent at the LHC, CERN Data recorded: 2016-Oct-14 09:33:30.044032 GMT Run / Event / LS: 283171 / 95092595 / 19




Real measurement of the timing distribution in HGCROCv2



Some examples of the TOA timing distribution

Resolution extracted from 18 ASICs in series:

- Run by a Xilinx Ultrascale FPGA
- 18 in series (from 30cm to 10cm distance from FPGA-ASIC)
- Extracted the timing resolution where I could: 15-35 ps in general






Real data obtained with a prototype used in ALICE-FoCal:

- Older version of the chip
- Realistic resolutions with noise obtained from each channel

Barrel ECal Front End Electronics, In-Person Barrel Imaging Calorimeter Meeting

Readout formatting (as of now)






()		Cł	10		L																	Ch
																							A2
Ļ	00	0C	33	04	00	0C	63	10	00	0B	B0	00	00	0B	D2	F4	00	09		85	00	ØR	72
																							E2
ŀ	00	0C	43	18	00	0A	C2	BC	00	0A	22	94	00	0A	D2	Β4	00	øв	32	RC	00	UØ	
												00											
Ļ	00	0A	62	A0	00	08	A2	24	00	97	<u>7</u>		00	08	52	1C	00	09	42	4C	00	0A	B2
Ļ	00	09	F2	78	00	0A	F2	B8	00	09	B0	00	00	0C	C3	34	00	0B	52	D4	00	09	F2
												A4										90	
												DC										D4	18
	20		52	26		20	12	20	-	-	22	D4			12	50	20		Ch	71		C	RC


Decoding from the documentation

	ADC (BX-1)	ADC (BX)	TOT (BX)	TOA (BX)	Charge collection	Data type		
1	x	х		x (=0)	Q < TOA_thr AN	Normal		
2	x	x		х	Q < TOT_thr AN	Normal		
3	x		х	х	Q > TOT_thr AN	Normal		
4		x	x	х		"Characterization"		










X8 tiles in each layer



FEB in the back

First results in ORNL




Very first results on the internal injections on 2 channels in H2GCROC3:

- Still need the full scan of different gains
- High/Low range injection, plus 2.5V injection (low injection was done only)
- Working on the algorithms for full calibration of the chip
- Collecting a bunch of questions/feedback to Omega

In parallel:

- By end of July (hopefully) first PCB layout of the 2xH2GCROC3 prototype will be submitted
 - Input will be compatible with CAEN A5253 board





Data propagation from the detector to the EPIC DAQ system:

- The H2GCROC3 requires the L1 trigger for readout, with the maximum speed of 960 kHz
- The expected hit rate in **one channel of LFHCal** is up to 50 kHz:
 - With possible 4 sample readout we would reach a maximum of 200 kHz
 - Streaming readout towards the EPIC DAQ system





Plans and thoughts

PARIS-Omega:


- 200 MHz clock input (or better 98.5x2) for EIC and it would convert it inside to 1/5th
- Self-triggering like HKROC
- TOT nonlinearity fix at threshold
- I2C fixes:
 - We had some troubles with the stability of the I2C module
- Number of data lines:
 - if there is a lot of hit multiplicity and we would need faster readout (deeper RAM2)

ORNL:

- Initial (first) prototype to be available in September this year:
 - Input will be compatible with the A5253 from CAEN (then we can always hook up a CAEN commonly used by different groups now)
 - 2 HGCROCs (144 channels in total)
 - KCU105 for readout electronics (firmware is ready from the testboard)
- Test the Samtec cables for data transmission, while using it also for LV/bias, 200 MHz clock and I2C communication
- Sum-up module for the FEB to sum up multiple SiPM outputs:
 - This depends on each calorimeter (some use up to 16 SiPM in one channel)
 - Different capacitance of the inputs has to be checked (or passive component to fix it)
- Implement the readout for each calorimeters.
 - LFHCal as baseline for Sept/Oct testbeam already
 - Implement readout to barrel HCal (from sPHENIX prototype) and backward HCal prototypes.
 - Backward HCal prototype?
 - BarrelECal: existing prototype from GlueX
 - Backward and Forward ECals can be tested also



https://indico.bnl.gov/event/19653/sessions/6335/ attachments/47872/81221/ FD_230606_ROC4EIC_introduction.pdf



- \bullet
- They focus on 1 single BX readout

