

Data Acquisition in ASIC testing

Piotr Maj on behalf of ASIC group

Date 10/19/2023

Data Acquisition

For ASIC testing

DAQ System Overview




Data Acquisition (DAQ)

the automatic collection of data from sensors, instruments, and devices in a factory, laboratory, or in the field.



Purpose

To measure an electrical or physical phenomenon such as voltage, current, temperature, pressure, or sound

DAQ System Overview



Signal Classification





Analog Signals

- Continuous signal
 - Can be at any value with respect to time
- Three types of information
 - Level
 - Shape
 - Frequency


Analog




Analog Signals



Frequency



level






Digital Signals

Two possible levels:


- High/On
- Low/Off

Two types of information:

- State
- Rate




5 Ways to Measure the Same Signal




DAQ Hardware Overview

- DAQ hardware
 - Can acquire and generate analog and digital signals
 - Transfers signals to and from DAQ software through a bus (e.g. PCIe, USB)



Data Acquisition Hardware




DAQ Device

Most DAQ devices have:

- Analog Input
- Analog Output
- Digital I/O
- Counters

Specialty devices exist for specific applications

- High speed digital I/O
- High speed waveform generation
- Dynamic Signal Acquisition (vibration, sonar)



© Artisan Technology Group


B. Components of a DAQ Device

- Data Transfer Bus

- Connects the DAQ device to the computer
- Can be a variety of bus structures
 - USB, PCI Express,

- Synchronization Bus

- Used to synchronize multiple DAQ devices
- Allows sharing of timing and trigger signals between devices



C. Choosing Appropriate DAQ Hardware

- Bus Considerations
- Signal Considerations
- Accuracy Considerations

Bus Considerations


- How much data will I be streaming across this bus?
 - Bus bandwidth
- What are my single-point I/O requirements?
 - Bus latency and determinism
- Do I need to synchronize multiple devices?
 - Bus synchronization options
- How portable should this system be?
- How far will my measurements be from my computer?

Signal Considerations

- How many channels?
 - Choose DAQ device(s) with enough channels
- How quickly do you need to acquire/generate samples of the signal?
 - Choose DAQ device with fast enough sampling rate
- What are the expected minimum and maximum measurements?
 - Choose DAQ device with appropriate range
- What is the smallest change in your signal that you need to detect?
 - Choose DAQ device with a small enough code width
 - To calculate the code width, you must know:
 - Resolution
 - Device input range

Calculating Code Width – Resolution Example


- 4-bit resolution can represent 16 voltage levels
- 16-bit resolution can represent 65,536 voltage levels



Calculating Code Width – Amplification and Device Input Range


DAQ devices have a built-in amplifier

- Amplifies the signal to better fit the range of the ADC
- Better utilizes the ADC resolution



Grounding Issues


- To get correct analog input measurements, you must properly ground your system
- How the signal is grounded affects how you should ground the instrumentation amplifier on the DAQ device
- Steps to proper grounding of your system:
 1. Determine how your signal is grounded
 2. Choose a grounding mode for your Measurement System




Signal Source Categories

Signal Source

Grounded




Floating (ungrounded)




Measurement System

- Three modes of grounding for your Measurement System
 - Differential
 - Referenced Single-Ended (RSE)
 - Non-Referenced Single-Ended (NRSE)
- Mode you choose will depend on how your signal is grounded




Differential Mode

- Two channels used for each signal
- Rejects common-mode voltage and common-mode noise




Referenced Single-Ended (RSE) Mode

- Measurement made with respect to system ground
- One channel used for each signal
- Does not reject common mode voltage




Non-Referenced Single-Ended (NRSE) Mode


- One channel used for each signal
- Measurement made with respect to AISENSE not system ground
- AISENSE is floating



Choosing Your Measurement System




Options for Grounded Signal Sources




Better

- + Rejects common-mode voltage
- Cuts channel count in half



Not Recommended


- Voltage difference (V_g) between the two grounds makes a ground loop that could damage the device



Good


- + Allows use of entire channel count
- Does not reject common-mode voltage

Options for Floating Signal Sources




Best

- + Rejects common-mode voltage
- Cuts channel count in half
- Needs bias resistors



Better


- + Allows use of entire channel count
- + Do not need bias resistors
- Does not reject common-mode voltage



Good

- + Allows use of entire channel count
- Needs bias resistors





Bias Resistors




- Needed with floating signal source and floating measurement system (Differential or NRSE)
- Bias resistors provide a return path to ground for instrumentation amplifier bias currents
- Recommended value is between 10 k Ω and 100 k Ω

Parallel sampling

- Used when time relationship between signals is important
- to synchronize the taking of samples




Data Transfer for an Input Operation



Software for DAQ

Short introduction to graphical programming

Software Architecture



High-level software

Data acquisition

Instrument control

Offline analysis

Data presentation

Data Storage

Ethernet Sync.

Extensible
functionality

Classical design
patterns

LabVIEW for DAQ

DEMO 1 – Program Structure

DEMO 2 – Data Acquisition

DEMO 3 – State Machine





Embedded systems programming

with LabVIEW Real-Time and FPGA

FPGA

FPGA (ang. *Field Programmable Gate Arrays*)




<https://atadiat.com/wp-content/uploads/2020/03/fpga-chip.jpg>

CPU vs FPGA vs ASIC




CPU / GPU







FPGA




ASIC




Embedded system





RT-OS




RT-OS





Hello World in FPGA



FPGA I/O






FPGA I/O





FPGA – I/O

I/O terminals are available in a project window




Single Operation Time

What's the program speed?





1. "Not" functions requires one clk cycle to execute
2. Outputting a value to physical pin takes one clk cycle
3. While Loop requires two clk cycles to execute


What's the program speed ?








Top-Level Clock = 40 MHz






What's the program speed ?



Top-Level Clock = 40 MHz







TIMING in FPGA




32-bit	1 do 4,294,967,296 tików	1 μ s do 71 minut	1 ms do 49 dni
16-bit	1 do 65,536 tików	1 μ s do 65 ms	1 ms do 65 s
8-bit	1 do 256 tików	1 μ s do 256 μ s	1 ms to 256 ms






TIMING IN FPGA - example





SINGLE-CYCLE TIMED LOOP




SCTL




SCTL



SCTL



SCTL



The screenshot shows the 'Compilation Status' window in LabVIEW. The window title is 'Compilation Status'. Under 'Build Specifications', there is a red 'x' icon next to 'Counter (Couse Project.lvprc)'. The 'Status' section shows 'Timing error'. The 'Reports' section has a dropdown menu set to 'Summary' and an 'Investigate Timing Violation...' button. The main text area contains the following information:

LabVIEW FPGA: The compilation failed due to timing violations.
Click the Investigate Timing Violation button to display the Timing Violation Analysis window.


Compilation Time

Date submitted: 8/19/2021 2:52 PM
Date results were retrieved: 8/19/2021 2:57 PM
Time waiting in queue: 00:09
Time compiling: 05:14
- Generate Xilinx IP: 00:00
- Synthesize - Vivado: 02:13
- Optimize Logic: 00:21
- Place: 00:59
- Optimize Timing: 00:14
- Route: 00:52
- Generate Programming File: 00:26
- Finalize Programming File: 00:03

A timing error occurred.

At the bottom right, there are 'Close' and 'Help' buttons.

SCTL



The screenshot shows the 'Compilation Status' window in a software development environment. The window title is 'Compilation Status'. Under 'Build Specifications', there is a red 'x' icon next to 'Counter (Couse Project.lvprc)'. The 'Status' section shows 'Timing error'. A blue button labeled 'Investigate Timing Violation...' is visible. The 'Reports' section shows 'Summary'. The main text area contains the following information:

LabVIEW FPGA: The compilation failed due to timing violations.
Click the Investigate Timing Violation button to display the Timing Violation Analysis window.


Compilation Time

Date submitted: 8/19/2021 2:52 PM
Date results were retrieved: 8/19/2021 2:57 PM
Time waiting in queue: 00:09
Time compiling: 05:14
- Generate Xilinx IP: 00:00
- Synthesize - Vivado: 02:13
- Optimize Logic: 00:21
- Place: 00:59
- Optimize Timing: 00:14
- Route: 00:52
- Generate Programming File: 00:26
- Finalize Programming File: 00:03

A timing error occurred.

Buttons for 'Close' and 'Help' are at the bottom right.

SCTL




Timing Violation Analysis (Counter.vi on Couse Project.lvproj/FPGA Ta...)

Timing Information

Paths	Total Delay	Logic Delay	Routing Delay	Max Fanout
Path 1 : Requirement 5.00ns missed by 7.79ns	12.19	8.75	3.44	63.00
Timed Loop	10.06	8.13	1.93	2.00
Multiply	7.68	6.35	1.33	2.00
Add	1.75	1.15	0.60	1.00
In Range and Coerce	0.63	0.63	0.00	1.00
Non-diagram component	0.92	0.31	0.61	4.00
Non-diagram component	1.22	0.31	0.90	63.00

Close Show Element Show Path Help



Compilation Status

Build Specifications

- Counter (Couse Project.lvproj)

Status

Timing error

Reports

Summary

Investigate Timing Violation...

LabVIEW FPGA: The compilation failed due to timing violations.

Click the Investigate Timing Violation button to display the Timing Violation Analysis window.

Compilation Time




Date submitted: 8/19/2021 2:52 PM
Date results were retrieved: 8/19/2021 2:57 PM
Time waiting in queue: 00:09
Time compiling: 05:14

- Generate Xilinx IP: 00:00
- Synthesize - Vivado: 02:13
- Optimize Logic: 00:21
- Place: 00:59
- Optimize Timing: 00:14
- Route: 00:52
- Generate Programming File: 00:26
- Finalize Programming File: 00:03




A timing error occurred.

Close Help




PIPELINE



Register







Memory



- + easy to configure
- + similar to an array
- + doesn't require contro/indicator
- + no data copies
- + can be a type defined
- no synchronization methods

FIFO



+ easy to configure

+ similar to standard FIFOs




+ no control/indicator needed

+ no data copies

+ may be a typedef

- Arbitration needs to be considered

HANDSHAKE



+ easy to configure


+ use as single-element FIFO

+ no control required

+ no data copy


+ may be a typedef

FPGA communication






FPGA ↔ CPU

+ IP components delivered




- Front Panel Communication
- DMA
- Interruptions




FPGA interface






1






FPGA interface






2






FPGA interface





3






FPGA interface



4




DMA – FPGA-HOST






How to read every value?



DMA – FPGA-HOST




DMA – FPGA-HOST




DMA – FPGA-HOST



DMA – FPGA-HOST



Counter FPGA implementation Example





Data Acquisition in ASIC testing

Piotr Maj on behalf of ASIC group

Date 10/19/2023

