








Alternative vendors readout chip update – erd109 effort

Dr. Simone M. Mazza (UCSC) for the SCIPP team

Alternative vendor chip status

- UCSC is working on three alternative vendor ASICs for ePIC
 - AC-LGAD readout
- Goal
 - Fast timing, Jitter < 10 ps
 - Power < 1 mW per channel





Institution	Name	Technology	Output	# of Chan	Funding	Specific Goals	Status
INFN Torino	FAST	110 nm CMOS	Waveform & TDC	20	INFN	Large Capacitance TDC	Testing
NALU Scientific	HPSoC*	65 nm CMOS	Waveform	5 (Prototype) > 81 (Final)	DoE SBIR	Digital back-end	V2 ready
Anadyne Inc	ASROC**	Si-Ge BiCMOS	Discrim.	16	DoE SBIR	Low Power	Testing


AS-ROC status

SiGe readout chip

- Chip developed together with Anadyne Inc. (actually run by former SCIPP members) and J. DeWitt
 - Received ~2 weeks ago
- Use of Tower Semiconductor SiGe technology
- AC-LGAD readout for EPIC
 - Low power consumption ($<1\text{mW}/\text{ch}$)
 - 16 channels
 - Developed for low input capacitance (pads)
 - **Both analog and discriminator output**
- Readout board developed by SCIPP
- Two version of the chip: low and more power
 - **Results shown for low power version**, another board will be ready soon to test more power version




Analog Discriminator



Potentiometers to change discriminator threshold

Buffers

Block Diagram



- C3 and V LOGIC external
- DC level of output shifts over Monte Carlo, cap reduces jitter
- Disc cannot drive 50 Ohms

Simulation - Input Signals


Rise time = 150 ps

Fall time = 250 ps

Undershoot = 10 % (total charge = 0)

Sensor capacitance = 200 fF

Preamp Output (mV) and Input Current (uA) for 10 fC



Simulation - Timing Resolution

Jitter measured at 1 V threshold

Low input charge timing resolution strongly dependent on power draw

Threshold ~ 2.2 - 3.7 fC


Preamp noise ~ 0.4 - 0.7 mV, signal 18-35 mV

Performance improves with lower temperature

Decreasing the threshold greatly reduces performance for < 10 fC of input charge

Resolution improves ~ 2 ps at 490 uW at -20 C


Timing Resolution vs. Input Charge




Simulation - Preamp

Expressions 2


- CSensor="0";PreampZeroed
- CSensor="500f";PreampZeroed
- CSensor="1p";PreampZeroed
- CSensor="1.5p";PreampZeroed
- CSensor="2p";PreampZeroed
- CSensor="2.5p";PreampZeroed



Transient Response




Front End Power vs. Bias Resistance




Preamp Signal and Noise - Simulation

RMS Noise vs. Capacitance




Signal-to-Noise vs. Sensor Capacitance



Noise was integrated from 1 Hz to 2 GHz


Preliminary pre-amplifier results - data

- Calibration input on the board
 - 50fF calibration capacitance on chip
- Input signal: square pulse with height as in legend
 - 50 mV to 2.5 V
 - 50 mV input \rightarrow 5mV/2fC output
- Output between \sim 10mV and \sim 600mV






Preliminary pre-amplifier results - data

- Good linearity until $\sim 1\text{V}$ input. $\sim 2.5\text{mV}$ per fC (for 50fF calibration capacitance)
- Rise time between 700ps and 2ns (higher than expected)





Preliminary pre-amplifier results - data

- Small baseline shift (<10 mV) likely induced by the buffer
- Very low noise (~ 500 μ V) but this is almost without input capacitance (likely ~ 100 fF)
 - Scope with 2GHz bandwidth (scope noise ~ 300 μ V)





Preliminary discriminator results - data

- **Discriminator performance**
- Discriminator output is an adjustable (1.5V in the tests) step function with rise time < 1 ns
- Discriminator Jitter < 10 ps
- Discriminator level can be adjusted with external reference
- Width of the discriminator output is proportional to the pulse maximum
 - Can be used to correct arrival time for time walk





Sensor pre-amp output

- **Performance with sensor**
- Connected to a pad AC-LGAD (from FBK RSD1 production)
 - 500 μm pitch, 300x300 μm pads
 - Sensor couldn't run at high gain (somewhat high leakage current)
 - For discriminator test we had to increase laser power to have larger signal
- Noise level ~ 700 μV for input capacitance of 500 fF
- As expected!
- Tested with Sr90 beta source and TCT IR laser
- Very good S/N with sensor response
- **Observed AC-LGAD charge sharing**





Sensor pre-amp TCT scan





Sensor discriminator output (laser TCT scan)

“Halo” of width



Laser TCT scan – pre-amp vs discriminator






Next steps

- Test the chip with a higher capacitance sensor (several pF)
 - Test with 1cm long strips (20um and 50um) from HPK and BNL
 - Chip noise is very dependent on input capacitance, can be used to estimate the “effective” input capacitance of sensors (CVs have large frequency dependence)
- Estimate the power consumption
 - We tried a few methods to estimate current draw but results are not consistent with expectation (power consumption is too low)
- New board loaded with MP chip
 - Issue with one component, replacement arrived yesterday
 - MP chip should drain more power but have better performance (better rise time and gain)
- Presenting at TWEPP next week: <https://indico.cern.ch/event/1255624/contributions/5445271/>

HP-SoC status


HP-SoC v1 (last year)

- First version (2022) had good power consumption and pulse rise time
- Issues:
 - low amplifier gain and issues with digital readout
- Jitter goal was $<10\text{ps}$, observed was $>30\text{ps}$
 - Results with $50\mu\text{m}$ sensor showed 50ps time resolution
- New version with improved performance is ready!



HP-SoC v2




- New HP-SoC version and readout board arrived a SCIPP yesterday
 - 4 channels total with TiA + digital output
 - 1 ch TIA amplifier readout to check pulse
 - Expected working digital communication (via FPGA)
- Not enough time even for a brief look, but expect updates in the next meeting or via email



FAST2/3 status

FAST chip activities

- In the past months we probed the adjustable gain capabilities of FAST2
- Tested the three gain setting
 - Actually 8 gain settings but only 3 main ones
- Gain can be adjusted channel by channel
 - Issues with shift registry mapping that took a long time to resolve
 - Provided documentation not accurate, partial byte shifts



FAST2 shift registry map

	B		C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	S	T	U	V	W	X	Y	Z	AA	AB	AC	AD	AE	AF	AG
1	Type	bit in by n bit	n byte	Type	bit in by tot bit	n byte	Type	bit in by n bit	n byte	Type	bit in by n bit	n byte	Type	bit in by n bit	n byte	Type	bit in by n bit	n byte	Type	bit in by n bit	n byte	Type	bit in by n bit	n byte	Type	bit in by n bit	n byte	Type	bit in by n bit	n byte	Type	bit in by n bit	n byte
2	Global	7	223	27 CH0	1	217		Global	7	167	20 CH5	1	161	Global	7	111	13 CH10	1	105	Global	7	6	55 CH15	1	49								
3		6	222		0	216			6	166		0	160		6	110		0	104		6	54		0	48								
4		5	221		7	215	26		5	165		7	159	19	5	109		7	103	12	5	53		7	47	5							
5		4	220		6	214			4	164		6	158		4	108		6	102		4	52		6	46								
6		3	219		5	213			3	163		5	157		3	107		5	101		3	51		5	45								
7		2	218		4	212			2	162		4	156		2	106		4	100		2	50		4	44								
8					3	211						3	155					3	99					3	43								
9					2	210						2	154					2	98					2	42								
10					1	209						1	153					1	97					1	41								
11					0	208						0	152					0	96					0	40								
12				CH1	7	207	25				CH6	7	151	18				CH11	7	95	11		CH16	7	39	3							
13					6	206						6	150					6	94					6	38								
14					5	205						5	149					5	93					5	37								
15					4	204						4	148					4	92					4	36								
16					3	203						3	147					3	91					3	35								
17					2	202						2	146					2	90					2	34								
18					1	201						1	145					1	89					1	33								
19					0	200						0	144					0	88					0	32								
20					7	199	24					7	143	16				7	87	10				7	31	2							
21					6	198						6	142	17				6	86					6	30								
22				CH2	5	197					CH7	5	141					CH12	5	85			CH17	5	29								
23					4	196						4	140					4	84					4	28								
24					3	195						3	139					3	83					3	27								
25					2	194						2	138					2	82					2	26								
26					1	193						1	137					1	81					1	25								
27					0	192						0	136					0	80					0	24								
28					7	191	23					7	135	16				7	79	9				7	23	2							
29					6	190						6	134					6	78					6	22								
30					5	189						5	133					5	77					5	21								
31					4	188						4	132					4	76					4	20								
32				CH3	3	187					CH8	3	131					CH13	3	75			CH18	3	19								
33					2	186						2	130					2	74					2	18								
34					1	185						1	129					1	73					1	17								
35					0	184						0	128					0	72					0	16								
36					7	183	22					7	127	15				7	71	8				7	15	1							
37					6	182						6	126					6	70					6	14								
38					5	181						5	125					5	69					5	13								
39					4	180						4	124					4	68					4	12								
40					3	179						3	123					3	67					3	11								
41					2	178						2	122					2	66					2	10								
42				CH4	1	177					CH9	1	121					CH14	1	65			CH19	1	9								
43					0	176						0	120					0	64					0	8								
44					7	175	21					7	119	14				7	63	7				7	7	0							
45					6	174						6	118					6	62					6	6								
46					5	173						5	117					5	61					5	5								
47					4	172						4	116					4	60					4	4								
48					3	171						3	115					3	59					3	3								
49					2	170						2	114					2	58					2	2								
50					1	169						1	113					1	57					1	1								
51					0	168						0	112					0	56					0	0								

FAST3 chip

- FAST3 chip arrived
- Improved front end and buffers
- Better dynamic range

- Available soon!
- As soon as we get it we'll start testing and report

Conclusions

AS-ROC

- SiGe chip is ready and being tested!
- **Very good performance for first prototype:** low noise as expected
- Low power version tested, more power version should have better performance
- **Discriminator output is good**
- Tested with AC-LGAD pad sensor with input capacitance $< 1\text{pF}$
 - Good results for both amplifier output and discriminator
 - Test with several pF sensor next (AC-LGAD strips)

HD-SOC

- New iteration of the chip received with readout board received yesterday
- 4 ch TiA+Digital, 1 ch with TiA output
- Applying to JLab funding for continuation of the project

FAST

- Digital part and mapping understood for FAST2
- FAST3 chip is ready, available for testing in a few weeks

