

Satoshi Yano (Hiroshima University) ePIC Collaboration meeting @ Rehigh University 07/26/2024

# **Detector Layout of BTOF**

- BTOF is composed of 288 half staves to form a cylindrical shape •
- 32 AC-LGAD **strip-type** sensors are attached to one half stave

Two ASICs are placed just above one sensor (several options)

- Radius is 63 66 cm from the beam pipe covering -1.42<n<1.77 lacksquare
- Total material budget in acceptance is ~0.01 X/X<sub>0</sub>



### **BTOF** shape



### From Matthew's slide







Strip-type sensor, 3.2 x 4 cm<sup>2</sup> sensor size with 0.5 x 10 mm<sup>2</sup> metals, is used in BTOF •



- Total information ullet
  - 9216 sensors
  - 11 m<sup>2</sup>
  - 2.4 M readout channels





- Performance looks reasonable, but this achieved performance is the ed
  - Gain and DC have temperature dependences
  - Performance redundancy should be considered and pixel telescope

) will be critical in FY25



# Strip-type sensor, 3.2 x 4 cm<sup>2</sup> 2000 or size with 0.5 x 10 mm<sup>2</sup> metals is used in BTOF **MCP-PMT**

# nsors and study of the uniformity of the performance (gain and





1.5

- Performance looks reasonable, but this achieved performance is
  - Gain and DC have temperature dependences
  - Performance redundancy should be considered and pixel telescope
- temperature dependence) will be critical in FY25





Validation with full-size sensors and study of the uniformity of the performance (gain and





1.5

- Required functional requirements are, ullet
  - Input charge: 1~30 fC (<u>document</u>)
  - Input capacitance: ~10 pF
  - Jitter: < 20 ps
  - Clock: ~98.5 MHz
  - Output: TDC (8bit) and ADC (10bit)







## **Frontend ASIC**

- Required functional requirements are,  $\bullet$ 
  - Input charge: 1~30 fC (<u>document</u>)
  - Input capacitance: ~10 pF
  - Jitter: < 20 ps</p>
  - Clock: ~98.5 MHz
  - Output: TDC (8bit) and ADC (10bit)
- Several options of ASIC for the strip-type AC-LGAD readout •
  - requirement < 20 ps)
  - \_\_\_\_\_
  - FCFD, HGCROC, and modified-EICROC are the candidates

- The key parameters are matching input capacitance, expected signal strength, and matching geometry (meeting the jitter

The ASIC feature, e.g. size and power consumption affects the FPC design, Sensor-ASIC hybrid design, cooling strategy





## **Frontend ASIC**

- Required functional requirements are,  $\bullet$ 
  - Input charge: 1~30 fC (<u>document</u>)
  - Input capacitance: ~10 pF
  - Jitter: < 20 ps
  - Clock: ~98.5 MHz
  - Output: TDC (8bit) and ADC (10bit)
- Several options of ASIC for the strip-type AC-LGAD readout •
  - The key parameters are matching input capacitance, expected signal strength, and matching geometry (meeting the jitter requirement < 20 ps)
  - The ASIC feature, e.g. size and power consumption affects the FPC design, Sensor-ASIC hybrid design, cooling strategy
  - \_\_\_\_ – FCFD, HGCROC, and modified-EICROC are the candidates
- Showstopper of each candidate •
  - FCFD: Analog block is OK. How about digital block design and fabrication? When?
  - HGCROC: checking the compatibility with the strip-type sensors is necessary. How to get it? From who?
  - EICROC: Analog block re-design is necessary to match larger input capacitance. who and when?





## Support structure and temperature control

BTOF consists of long staves with a lower material support structure • than ever before



## Support structure and temperature control

- BTOF consists of long staves with a lower material support structure 120 cm Bus Extender Prototype-II  $\bullet$ than ever before
- Low material (1% X/X<sub>0</sub>) long FPC design requires a high-level • technology and can potentially impose significant limitations on functionality
  - sPHENIX INTT team has the experience of making such a long FPC

### **sPHENIX INTT FPC**

120cm





### Support structure and temperature control BTOF consists of long staves with a lowe ICTURE 120 cm Bus Extender Prototype-II 120am

- than ever before
- Low material (1% X/X<sub>0</sub>) long FPC de • technology and can potentially impose 1 functionality
  - sPHENIX INTT team has the experience of making such a long FPC
- Long stave has a temperature gradie cooling pipe
  - Deteriorate the uniformity of the sensor performance
  - Need precise monitoring and need complicated operations (ex, supply different bias voltages according to temperature readings while taking data)
  - Low material FPC avoids making many HV lines













• other developments are also important for making BTOF one system

## Key items for BTOF design

Sensor and ASIC performance (timing resolution, spatial resolution, and jitter) is often the focus of attention, but



6

# **Key items for BTOF design**

- ulletother developments are also important for making BTOF one system
- ulletsensor and ASIC
  - The design has a large impact on the temperature control of each sensor
  - It is necessary to understand if 1% X/X<sub>0</sub> is really crucial, which impacts the design of FPC and cooling integration

Sensor and ASIC performance (timing resolution, spatial resolution, and jitter) is often the focus of attention, but

Long (135 cm) and low material (1% X/X<sub>0</sub>) stave design is a key point in demonstrating the true ability of the



6

# Key items for BTOF design

- lacksquareother developments are also important for making BTOF one system
- ulletsensor and ASIC
  - The design has a large impact on the temperature control of each sensor
  - It is necessary to understand if 1% X/X $_0$  is really crucial, which impacts the design of FPC and cooling integration
- support structure and cooling strategy Sensor-ASIC hybrid design

Sensor and ASIC performance (timing resolution, spatial resolution, and jitter) is often the focus of attention, but

Long (135 cm) and low material (1% X/X<sub>0</sub>) stave design is a key point in demonstrating the true ability of the

ASIC development, evaluation, and decision are extremely crucial to advance the sensor integration, the stave

Balance of uniformity of wire bonding length and minimization of temperature variations in the sensors should be considered





# Key items for BTOF design

- lacksquareother developments are also important for making BTOF one system
- ulletsensor and ASIC
  - The design has a large impact on the temperature control of each sensor
  - It is necessary to understand if 1% X/X<sub>0</sub> is really crucial, which impacts the design of FPC and cooling integration
- support structure and cooling strategy Sensor-ASIC hybrid design
- lacksquaremanage, the larger power consumption ASIC is still acceptable.

Sensor and ASIC performance (timing resolution, spatial resolution, and jitter) is often the focus of attention, but

Long (135 cm) and low material (1% X/X<sub>0</sub>) stave design is a key point in demonstrating the true ability of the

ASIC development, evaluation, and decision are extremely crucial to advance the sensor integration, the stave

Balance of uniformity of wire bonding length and minimization of temperature variations in the sensors should be considered

NOTE: In general, the lower power consumption ASIC is preferred. However, as long as the cooling system can





# Summary of checking list before pre-TDR

- The checking list for pre-TDR lacksquare
  - How much material budget is allowed \_\_\_\_
  - How much performance variation is seen by the temperature variation
  - How much temperature variation is allowed
  - How much power consumption is allowed with various stave designs and cooling design



# Summary of checking list before pre-TDR

- The checking list for pre-TDR lacksquare
  - How much material budget is allowed
  - How much performance variation is seen by the temperature variation
  - How much temperature variation is allowed
  - How much power consumption is allowed with various stave designs and cooling design
- The fastest full-chain prototype would be the one using HGCROC with full-size HPK sensors lacksquareHGCROC compatibility with sensors (HPK and BNL)

  - ppRDO should be designed with HGCROC
    - ppRDO is being developed with ETROC2 for FTOF as of now •



### **Budgetary requests from Japan to support BTOF project**

- - sensor, ASIC, FPC, RDO, ...)
  - Decision for next year's budget will possibly come by the end of this year.



The Japanese team is requesting a large amount of budget from next FY25 in Japan (April 2025~) – \$10M for 7 years for BTOF including R&D with eRD112 and eRD109 and mass production (for infrastructures,



文部科学省の有識者会議は19日、米国で新しく始まる素粒子実験に参加する基本方針をまと

https://japannews.yomiuri.co.jp/science-nature/science/20240515-186185/



8











## **Power consumption of BTOF**

- BTOF power consumption is larger than the FTOF due to the size difference
- SH (Readout board and Power board) of BTOF is located in a different place than sensors + ASICs
- Each SH provides ~20 W to a stave
- One cooling pipe covers 2 staves ~40 W power consumption



### Main heat source is ASIC, so the location of ASIC and sensors should be designed very carefully to minimize the temperature gradient effects

		Power
	Sensors+cable	0.6 kW
	ASIC (2mW/ch)	4.7 kW
	DC-DC	3.3 kW
	FPGA	1 kW
	Total	9.6 kW

BTOF













### **TOF system structure**





## Institutes in TOF tasks (official)

- Brookhaven National Laboratory (USA) •
- Fermi National Accelerator Laboratory (USA) ullet
- Rice University (USA) lacksquare
- Oak Ridge National Laboratory (USA) lacksquare
- Ohio State University (USA)  ${\color{black}\bullet}$
- Purdue University (USA) ullet
- University of California Santa Cruz (USA)  ${\color{black}\bullet}$
- University of Illinois at Chicago (USA)  ${\color{black}\bullet}$
- Hiroshima University (JP) lacksquare
- RIKEN (JP) lacksquare
- Shinshu University (JP)  ${}^{\bullet}$
- Nara Woman University (JP) lacksquare
- National Chen-Kung University (TW) ullet
- National Taiwan University (TW) lacksquare
- IJCLab, OMEGA, CEA-Saclay (FR) lacksquare

### **Tasks in BTOF**

### **AC-LGAD** sensor

- BNL
- ORNL
- Univ. of California, Santa Cruz
- Univ. of Illinois, Chicago
  - Hiroshima University
  - Shinshu University

### **Frontend ASIC**

- Fermilab
- Rice University
- Hiroshima University
- National Taiwan University
- IJCLab/OMEGA/CEA-Saclay

### **Sensor-ASIC** integration

- BNL
- ORNL
- Univ. of California, Santa Cruz
- Univ. of Illinois, Chicago
- National Taiwan University

- Module structure
- Purdue University
- National Cheng-Kung University
- Module assembly
- BNL
- ORNL
- Ohio State University
- Univ. of California, Santa Cruz
  - Hiroshima University
- RIKEN
- Nara Woman University
- National Taiwan University
- Flex PCB
- Nara Woman University
- Service Hybrid
- Rice University
- **Backend electronics** BNL



## **TOF structure**



### **Barrel-TOF (BTOF)** Forward-TOF (FTOF) • – Pixel-type AC-LGAD – Strip-type AC-LGAD – ASIC (FCFD) – ASIC (EICROC) – Sensor-ASIC integration – Sensor-ASIC integration – Module – Module – Service-Hybrid Service-Hybrid — – Mechanical structure – Mechanical structure – Global integration

– Global integration

### **Common system**

– DAQ

- Cooling
- Software (Rec. & Calib.)
- HV & LV
- Slow control





## Strengthening cooperation with the U.S. and JPN

- We believe that strong and efficient cooperation between Japan and eRD can solve the lacksquareproblems we have now
  - We have just started to think and make the strategy between eRD112, eRD109, and JPN for R&D We have to think about assembling and construction strategy





### Others

- Clean room (~100m<sup>2</sup>) construction is just starting at Hiroshima •
  - Different resource from the requesting one ullet
  - Main purpose is BTOF assembling ullet















