

# ePIC serial powering status

James Glover

EIC-UK WP1, EIC-LAS and S-LDO interfaces discussion

Mon, 20<sup>th</sup> Nov 2023



## Previous serial powering thoughts



As mentioned at previous meetings:

- Serial powering scheme chosen as baseline for the ePIC SVT.
  - Provides lowest material option.
- Shunt-LDO placement on a dedicated powering chip outside the sensor.
  - Allows re-using of ITS3 sensor on-chip power distribution; Does not require modification of sensor periphery; Can be prototyped and fabricated in cheaper technology (e.g. 180 nm).
- Serial powering scheme drafted for sagitta layers (prior to ITS3's ER1 delivery).
  - Current flowing between sensor segments on each side of the stave.



L4 serial powering scheme; top – stave top view, bottom – stave side view EIC-LAS and S-LDO interfaces discussion at Birmingham

out

#### ER1 made things more complicated **ep**

- It was previously assumed that a wafer-scale, stitched sensor would have a single periphery (endcap) for all power and data connections.
- This turned out not to be the case; IR-drop across wafer diameter is too great.
  - A 2<sup>nd</sup> endcap is needed to power repeated sensor units (RSUs) from both ends (only account for IR-drop across half the RSUs). Data still be read from 1 endcap.





## Things to remember

- SP e other vin of
- Serial powering (SP) requires all modules in the SP chain to have a different ground reference to the other modules in the chain (GND of ModN becomes Vin of ModN+1), with only the final module in reference to the power supply ground.
- Each RSU in the MOSS is not electrically isolated, therefore the whole MOSS must have the same GND reference.
  - .:. The 2 endcaps cannot be in series to each other!
  - How do you get power to both endcaps (in a SP scheme)?



From Gianluca's ITS3 Upgrade slides

nV

From Laura's EIC

Regulato

Mod 2

Regulato

Mod 1

SC slides 18 mm

#### What may be easiest



- Including half the RSUs per stitched sensor segment would remove the need for 2 endcaps.
- May need to include more segments in a single SP loop to keep material low.

However:

- More segments are needed to cover the required barrel layer lengths.
  - L3 needs 4 segments in length; L4 needs 8 segments in length.
- This doubles the data connections as fewer RSUs are read-out as one segment.
- Two endcaps are still needed, to terminate the stitching plan.
  - .2 "half" segments are longer then 1 "full" segment. Is the wafer real-estate big enough the keep at least as many RSUs on one wafer?
- Need to overlap segments in more places.





20 November 2023





## Thank you very much!

(And now the awkward wait for questions...)





# Additional (support) slides

