
HRPPD manufacturing


- All ten Kyocera anodes received by now
 - Should suffice for five HRPPDs assuming >50% yield
- Flatness tests are very encouraging: ~50 μm RMS
- Next steps of the QA procedure
 - Verify pad connectivity
 - Verify compatibility with the UHV
 - Verify C_d and trace resistivity (at BNL)
- 20 Samtec interposers received by Incom
 - Expecting 80 more at BNL this week
- ➢ If everything goes smoothly, we should see a first functional "EIC HRPPD" tile by Christmas January 5th




HRPPD passive interface #1







1x MMCX adapter





15x grounding caps

- The boards were received weeks ago, nothing new here
- Order for small Samtec -> MMCX adapter cards placed a couple of weeks ago

HRPPD QA station @ BNL


- Consolidate all HRPPD-related equipment in a new lab space during this week
 - A slightly modified existing dark box
 - 2" XY-translation stages (>52mm travel) suffice to scan a single quadrant of a 104mm x 104mm HRPPD active area at a time, pixel by pixel
 - PiLas (picosecond) and Elmo (femtosecond) lasers
 - ➤ DAQ PC, NIM & VME crates, 8x V1742s
 - LED pulser box by Fernando [PDE measurements]






HRPPD QA station @ BNL


- Optimize data taking procedure
 - Synchronize DRS4 configuration with the XYstage positioning (we are interested only in the illuminated pad data for these scans)
 - ➤ Read out only one of the 8x4 DRS4 chips and only the first 136 out of 1024 samples at 5GS/s (event size reduction from ~50kB to <2kB)
 - ➤ Then both the data volume and the CPU needs are manageable (assume 10⁵ events per pixel @ ~5kHz, with ~5% single photon events suffices)
- Plan to perform per pixel surface scans:
 - > PDE (in a counting mode) & gain uniformity, timing
 - DCR in a self-triggering mode at 2.5GS/s (?)
 - QE via a direct photocathode current measurement
 - Order a pair of Hamamatsu S6337-01 photodiodes




HRPPD passive interface #2










- Recycle existing 64-channel MCX adapters, 3D printed clam shell enclosure, etc.
- ➤ Order another custom PCB with a 64-channel Samtec MEC8 DV connector per 8x8 pixel field
 - > Design is pretty much finalized; PCB is getting to become an HRPPD support; waiting for a quote
- > Equip one HRPPD quadrant at a time for a scan and shorten to ground all other connectors
- > Do not touch either HRPPD (after the installation) or translation stages in a dark box (ever)
 - Rather reposition the MCX adapters and the fiber inside of the dark box


HGCROC3 ASIC / FPGA backplane

All: V0 iteration

IN2P3 [OMEGA] (Pierrick, Damien), Uni Debrecen (Gabor, Miklos)

BNL (Daniel), Oak Ridge (Norbert)








ASIC board

A fully fledged FPGA control board

Full assembly; cooling

- > ASIC & FMC (passive) boards ordered; expected by Christmas time; suffice for basic evaluation
- > FPGA board design finalized; waiting for an assembly quote; then place a PO shortly

A clone of a BNL HRPPD test stand for Yale



- Prakhar and Andrew visited BNL for a couple of days last week
 - We used spare parts (except for the laser) to build a 32-channel clone of the BNL setup

HRPPD beam test plans in 2024

- ➤ Default option: one week in May 2024 at Fermilab, ahead of the pfRICH beam test
- Other possible options (in Europe):
 - > DESY in June 2024 (two weeks; parasitic to AC-LGAD team)
 - Staffed by Glasgow, 1-2 people from BNL, ..?
 - In parallel with LHCb PID folks?
 - > Perhaps in parallel with dRICH?

