

Low-Q2 Detector





Low-Q2 Detector

Summary of questions from Yulia after previous review.

1. Are the technical performance requirements appropriately defined and complete for this stage of the project? Tracker. Yes – see slides.

Calorimeter

2. Are the plans for achieving detector performance and construction sufficiently developed and documented for the present phase of the project? Tracker. Yes – add info from Atlas quality control. Two SPIDR4 readout boards arrived in Glasgow this week. Prototype Timepix4 in devel. Tests in Sept 2024 Hall-D Jlab.

Calorimeter

3. Are the current designs for detectors and electronics readout likely to achieve the performance requirements with a low risk of cost increases, schedule delays, and technical problems?

Tracker. Yes – see slides Calorimeter

4. Are the sub-detector fabrication and assembly plans consistent with the overall project and detector schedule? Tracker. Yes – see slides. Yes – add info from Atlas quality control Calorimeter

5. Are the plans for detector integration in the interaction region appropriately developed for the present phase of the project? Tracker. Design for vacuum box and window to be finalised. Included in Geant4, but still sketchy in CAD. Beam impedance issues being addressed. (Lancaster).

Calorimeter.

6. Have ES&H considerations been adequately incorporated into the designs at their present stage?

Tracker. Yes – slide to be added.


Calorimeter. Yo be added.

Any more?

Low-Q2 tracker

Tracker

4 tracking layers per Tagger station (30 cm apart – still being optimised)



Pixel-based tracking detectors for a Low Q2 Tagger at EIC – status report: https://arxiv.org/pdf/2305.02079.pdf

Sensor: Timepix4 + Si Hybrids.


Pixel size: 55x55 um. 448×512 pixels per sensor. Area = 6.94 cm²

Timing resolution 2ns.

Singles rate capability high > 20kHz per 55um pixel

Calorimeter

PbWO4 (?) towers 2x2x20 cm Total size 26x24cm



Low material budget in front of the setup

2 Si-stations (outside of the primary vacuum)

... but Timepix is designed to operate under 10⁻⁶ mbar vacuum

Location: Tagger 1 23.7 - 24.7 m

Tagger 2 35.7 - 36.7 m

Timepix4 tracker rates from Geant4

y [mm]

60

40

20

0

-20

-40

-60

B2

-100

B2

-50

B1

50

x [mm]

Timepix4 tracking layer design


4 layers per tagger (2 taggers)


3 boards per layer

12 Timepix4 per board

66M pixels

Max board bit rate: 115 Gb/s Reduced DAQ rate: 20Gb/s





-50

50

x [mm]

Timepix4 tracking – from simulation

To be added

Timepix4 + SPIDR4 Design and prototype

Timepix4 tracking layer design

4 layers per tagger (2 taggers)


3 boards per layer


12 Timepix4 per board

66M pixels


Max board bit rate: 115 Gb/s Reduced DAQ rate: 20Gb/s

Prototype tracker based on: 2 x Timepix4 + SPIDR4 (Delivered Jan 2024)






SPIDR4: Multi chip, 2 x 10 Gb/s per TPX4 chip



Xilinx Virtex UltraScale, FPGAs in PCI slots

Timepix4 + SPIDR4 Readout



Only pass data which has coincidence with hadron to DAQ / Tracking / Store

Maximum pixel rate	120	kHz
Maximum 255 column rate	121	MHz
Maximum Timepix4 rate	214	MHz
Maximum board (12 timepix4 sensors) rate	460	MHz
Maximum board (12 timepix4 sensors) rate, including synchrotron BG	1.8	GHz
Data readout per pixel	64	bits
Maximum board bit rate (64 x $1.8~\mathrm{GHz}$)	115	$\mathrm{Gb/s}$

Average number of electrons through tracker per bunch crossing	10	electrons
Total number of tracker layers (2 x 4)	8	layers
Total number of hits per bunch crossing (10 x 8)	80	hits
Bits per cluster (x, y, time, energy, width: 5x2 bytes)	80	bits
Total bits per bunch crossing (80 x 80)	6400	bits
Hardon trigger rate	500	kHz
Total bit rate for hadron triggers (6400 x 500 kHz)	3.2	Gb/s
Total bit rate, including random sample for BG	20	Gb/s

To be updated Compare with RICH.

Calorimeter

Slides to be added