Plans for SRO development by SPADI-Alliance in Japan

TAKU GUNJI

CENTER FOR NUCLEAR STUDY

THE UNIVERSITY OF TOKYO





Streaming Computing WG meeting, 2/13/2024

SPADI-Alliance

SPADI Alliance

2

Signal processing and data acquisition infrastructure alliance

References:

- Collaboration meeting in January (<u>slides</u>)
- SRO XI workshop at Hawaii in December, 2023 (<u>4 presentations from SPADI-Alliance</u>)
- Backgrounds:
 - Streaming DAQ is a common need in many facilities in Japan (RIBF, RCNP, J-PARC, ...)
 - No enough people in the facilities to develop electronics, FEE, and DAQ for SRO.
 - Goal is to develop the entire SRO system (electronics, FEE, SRO software, analysis software) and standardize the system to share the identical system with many facilities.
- > SPADI-Alliance was established in Japan for standardization of the SRO system
 - > >120 researchers and 20 institutes from different experiments and from different facilities

Working Groups

- WG1: ASIC and FEE
 - ASICs for MPPC and Gaseous detector
 - FE boards for MPPC, DC, Si, TPC
 - **TDC ("AMANEQ")**, waveform digitizer
- WG2: Timing distribution & data transfer
 - "MIKUMARI" system (light FPGA)
 - SiTCP, Fakernet
- WG3: NestDAQ (NEtwork based Streaming DAQ)
 - fairMQ + Redis based scalable system
 - WebUI (configuration, control, monitoring)
- WG4: Event processing
 - Event reconstruction, calibration
 - Hardware accelerators (FPGA, GPU) and AI/ML
- WG6: Computing
- WG7: Packaging
- Analysis SW ("Artemis")

SPADI Alliance

Signal processing and data acquisition infrastructure alliance



Power consumption

Interconnect

Networking

Trial with

SlowDash

Market research

User feedback

Trial with

Artemis

Streaming type TDC: AMANEQ

- 6U size
- Kintex7 with speed grade -2
 - Transceiver bandwidth up to 10Gbps
 - 64-bit data word, 156M words/sec
- Has two mezzanine slot
 - High resolution (HR-TDC, ~30ps precision) 32 ch/board
 - HR-TDC block is implemented on the mezzanine FPGA
 - Low resolution (LR-TDC, 1ns precision) 128 ch/board
- Belle2 trigger port (master clock)
 - Has a jitter cleaner to clean up the master clock
- DDR3-SDRAM as a de-randomizer
 - DDR3-800 with 16-bit bus width. 2 Gb
 - It allows us to use spill off time for data transfer
- Clock synchronization with MIKUMARI protocol
- Framing with heartbeat method



MIKUMARI as timing distribution



More detailed slides (by R. Honda at the SRO XI workshop)

https://indico.bnl.gov/event/20010/contributions/79154/attachments/51297/87719/Hawaii20 23-SROXI-honda.pdf

<u>nestDAQ</u>

More detailed slides (by Igarashi at the SRO XI workshop) https://indico.bnl.gov/event/20010/contributions/79156/attachments/51299/87721/ streamingws20231128_igarashi.pdf

nestDAQ (network based streaming DAQ)

FairMQ (data transport based on zeroMQ, state machine control, plugins) + Redis (process management and control, in-memory access and fast response)



Semi-automatic topology generation based on service registry by Redis

Example: An arbitrary number of worker processes

• The database provides information about each process grouped as a function (service), its data channel-ports and their connections

Topology data on the database

#				
# #	service	channel	options	
<pre># endpoint endpoint endpoint endpoint #</pre>	Sampler Sink Worker Worker	out in in out	type push type pull type pull type push	method bind method bind method connect method connect
# sei #	vice1	channel1	service2	channel2
link Sar link Wor	npler rker	out	Worker Sink	in in

Configured topology structure



Current developments:

- Triggered readout
- Unification of Data-format
- Mini-booking tool (API for slowdash monitoring)
- Log collector
- API for channel mapping
- Evaluation of scalability

<u>WebUI</u>

More detailed slides (by Igarashi at the SRO XI workshop)

https://indico.bnl.gov/event/20010/contributions/79156/attachments/51299/87721/ streamingws20231128 igarashi.pdf



* SlowDash is a web based visualization tool developed by S. Enomoto (Washington U.)

SRO tests in Japan (2023)





J-PARC E50

J-PARC E50 (charmed baryon spectroscopy) could be used as a testbed for ePIC.

* Streaming DAQ: Only TDC information

- \Rightarrow 20,000–25,000 ch (25 GB/spill \Rightarrow 12 GB/sec.)
 - + FEE: 10Gbps network
 - + Timing synchronization (MIKUMARI)

• MPPC detector: 15,000-20,000 ch

- Scintillating fiber trackers
- RICH, Beam-RICH, Vth AC

\Rightarrow CIRASAME (ASIC: CITIROC)

- 128 ch/board
- Low-resolution TDC ($\Delta T_{LSB} \sim 1$ ns)
- Timing detector: ~1,000 ch
 - T0, RPC, TOF: Amp/PMT + Discriminator
- ⇒ AMANEQ board (HR-TDC mezzanine)
 - 64 ch/board
 - High-resolution TDC ($\Delta T_{LSB} \sim 20$ ps)
- Drift chamber: ~4,000 ch
- ⇒ ASAGI(ASD) card + AMANEQ board (DC mezzani___,
 - 32 ch ASD card + 128 ch/board
 - Low-resolution TDC ($\Delta T_{LSB} \sim 1 \text{ ns}$)

30 MHz beam rate, 5% reaction rate (~1.5MHz IR rate) Only 4-5 particles per reaction → similar conditions as EIC

E50: High Rate detectors

E50: Drift chambers

Drift Chambers

- 6 large drift chambers
- ASAGI ASD card

- Large DC: 3.6 m×2.5 m (Outer size)
 ⇒ Production in FY2023
 Magnet downstream DC
- \Rightarrow To be prepared

* Detector preparation and test
• Evaluation by ASAGI ASD card

E50: PID detectors

PID detectors

- Time-Of-Flight: RPC, Plastic scintillator
- Ring-Imaging Cherenkov (RICH)

TOF

RICH

J-PARC E50 as it is now

13

MIKUMARI FanIn/FanOut for synchronizing 20 AMANEQ modules

Next beam time at E50

- Next beamtime (not dedicated to E50 but we can run parasitically) will be from middle of April to the end of May.
 - Kaon/pion (=1/2) mixed beams. <1M/2s spill</p>
 - E73 will be the main-user of this beamtime and E73 calorimeter will be installed upstream of E50.
 - Beam will not be so clean...
- Plans for the SRO development
 - Validation of full chain of SRO readout
 - Saving raw TF data (to replay offline)
 - Tests of various online filter (CPU and <u>GPU</u>)
 - Coincidence filter (T0, TOF, SFT)
 - **Event builder (narrow time window)**
 - Clustering and tracking (DC)
 - Association between detectors
 - Online PID and online tracking

Any collaboration is more than welcome!

 Table 2.7: Properties of PbF2 crystal [54].

Crystal	Radiation length	Moliere radius	Density	Refractive index
PbF_2	0.93 cm	2.22 cm	7.77 g/cm ³	1.82

Possible contributions for ePIC

- 15
- It is beneficial to work together with ePIC in order to make more robust SRO system by exchanging the expertise and knowledge.
- For the moment, human resources for ePIC dedicated in SPADI-A is very limited.
 - (It is good if our activities improve something in SRO for ePIC.)
- Possible areas, where SPADI-A could contribute:
 - Timing distribution system
 - Development of ePIC-GTM system and MIKUMARI (if there are rooms for using MIKUMARI)

nestDAQ

- Could be a central DAQ system for ePIC?
- Online processing
 - AI/ML and HLS for FPGA on FELIX cards
 - GPU processing on echelon 0 or 1 or 2 (wherever applicable)
- Providing testbed system to develop SRO DAQ with real hardware and software
 - Propose to use J-PARC E50 experiment (and BELLE2 will be discussed) as the testbed of Streaming DAQ for ePIC? Of course, there are a lot of differences...

Possible contributions for ePIC

- 16
- We still have some differences between our system and ePIC system. We need to develop/check several things to adopt our SRO to ePIC.
 - We have to check the compatibilities even if specs and requirements for WG1 (ASIC, FEC) and WG2 (transmission) are different.
 - ▶ We are reading out only TDC. No waveform digitizer has been readout.
 - ▶ We have a plan to develop our SRO to handle waveform digitizer.
 - Our system defines HBFrames in AMANEQ (FPGA in TDC module).
 - **Sitcp** (or **Fakernet**) protocol is used to push data to the PC (simple 10G NIC card is used).
- nestDAQ could be already used for ePIC?
 - > As long as HBFrame is defined, no major obstacles to use nestDAQ in collider mode.
 - Any concerns? Maybe it would be good to collect such list of concerns so that SPADI-A can address one-by-one.
 - Try to install nestDAQ system at Jlab Hall-A BDX experiment (Marco, Mariangela) and check the compatibilities/robustness?
 - If we have simulation data (TFdata from subsystems), we can try to replay in nestDAQ and develop online processing using hardware accelerators for benchmarking.

Backup I

J-PARC E50

Workflows for online processing

30 MHz beam rate 5% reaction rate TF length = 512usec (60k beams, 3k events in TF)

Many types of FEEs for MPPC, gaseous detectors, Si readout, FADC, TDC, ...

WG1&2 : FEE

Gas chamber ASD AGASA ASIC (16ch)

105 mm

SAMPA chip board "SAMIDARE"

High resolution FADC MIRA

TDC, Timing distribution (AMANEQ)

Toward trigger-less data-streaming DAQ system

Simplified block diagram of Str-TDC

nestDAQ of test exp. at J-PARC

- Beamtime in last June (19.6-21.6)
 - K⁻ ~ 200k/spill (2sec), π⁻ ~ 800k/spill
 - Tests of streaming DAQ with "nestDAQ" and online coincidence filtering (based on CPU)

J-PARC E50

Backup II (from APS/JPS meeting)

TPC Clustering in FPGA (HLS)

- TPC clustering for one sector (currently running on GPU) can be run in FPGA?
 - Find local maxima in pad-timebin 2D space
 - Scan rectangular region in the pipelined way
- Alveo U55C (VU47P, 3 SLRs, 16GB HBM)

TPC Clustering in FPGA (HLS)

- Data is sent from data source via UDP (100Gbps)
- FPGA logic consists of
 - UDP packet decoder

- 200ns/timebin
- Buffering (150 pads x 10 bits x 160 row x 5 timebins)
- Clustering (150 pipelines) via pad x timebin [HLS]

Output to PCIe

<pre>intermediate_sizes intermediates_sizes intermediates_sizes intermediates_sizes intermediates_sizes intermediates_sizes intermediates_sizes intermediates_sizes intermediates_sizes intermediates_sizes intermediates_sizes intermediates_sizes intermediates_sizes intermediates_sizes intermediates inte</pre>	7 hlevetreencuints the in row	and the second s	<pre>for (int t=0; t<timebins; pre="" t++){<=""></timebins;></pre>			// Q_max							
<pre>billing: billing</pre>	blassetwanduint0 tot		<pre>for (int c=0; c<cols; c++){<="" pre=""></cols;></pre>			cl.qmax = buf[2][c];				· ·	6 IN R		
<pre>bit::::::::::::::::::::::::::::::::::::</pre>	ool offeet		buf[t][c] = in_val[t].range(c*10+9, c*10);	=			-				6 B. S. B.		(15 MIC 30
<pre> interint interesting to Bioly in</pre>	cor_orradius as died	÷=		=				kein t		1111 183 1.7	6 HI H S 1	- 4671	111 011025
<pre>10</pre>	<pre>v his:streamcous_tv aini, blockstreamcous_tv aini,</pre>					<pre>bool peak = (buf[1][c-1] <= cl.qmax && //</pre>			1.1				
<pre>differentiations = Peak differentiation = Peak differentiation</pre>	hististieancous_t/ ainz,						_				C. H. H.		
<pre>http://www.interesting.box/ http://www.interesting.bo</pre>	nis::stream bus_t> ain3,		// Calculate cluster properties + Peak detection	<u> </u>		buf[1][c] <= cl.qmax && //		lob1					
<pre>Ninitemedia_piping Ninitemedia_piping Ninitemedia_piping Ninitemediater_libury_bip Niniteme</pre>	12 hls::stream <bus_t> &in4,</bus_t>	and the second se	cluster clusters[C0 S]:				1770 L	0.23	120 1121	6 11 8 - 31	1.11	1214	1 1 1
<pre>N1:StreeweClutter_black_to_to_to_to_to_to_to_to_to_to_to_to_to_</pre>	13 hls::stream <bus_t> &in5,</bus_t>		#oragea HIS ARRAY PARTITION variablesclusters			buf[1][c+1] <= cl.qmax && //	<u> </u>						THE LT
<pre>http://www.initer.pitkow.pit/ his:streampe.larg.pitkow.pit/ his:streampe.larg.pitkow.pit/ his:streampe.larg.pitkow.pit/ his:streampe.larg.pitkow.pit/ his:streampe.larg.pitkow.pit/ his:streampe.larg.pitkow.pit/ his:streampe.larg.pitkow.pit/ his:streampe.larg.pitkow.pit/ his:streampe.larg.pitkow.pit/ his:streampe.larg.pitkow.pit/ his:streampe.larg.pitkow.pit/ his:streampe.larg.pitkow.pit/ his:streampe.larg.pitkow.pit/ his:streampe.larg.pitkow.pit/ his:streampe.larg.pitkow.pitkow.pit/ his:streampe.larg.pitkow.pit/ his:streampe.larg.pitkow.pit/ his:streampe.larg.pitkow</pre>	14 hls::stream <cluster_blkbus_t></cluster_blkbus_t>		complete dig=1				111				4 11 11	1.1.1.1	
<pre>Notifittemeclulate_blaks_15 claster di claster di</pre>	&out1,	WO TOTAL OR OTHER	for (int c=1 P CELLS: crC01S=1 P CELLS: c++)/ // 2	700		buf[2][c-1] < cl.qmax && //	_					2	1 T 🖕
<pre>Moultinerseluter_bilses_ts bil:restarding bilses_ts bils</pre>	15 hls::stream <cluster_blkbus_t></cluster_blkbus_t>		tor (and cherroletes) cooler-en_dectes, conft // 2					kons	1011127		E 11	2415	
<pre>http://www.comment.commen</pre>	&out2,		10 0013-22	-		buf[2][c+1] <= cl.gmax && //							
Aut3, Distributing, blan, to Aut, Mark, Burglen KS INTERACE addrag, ctrl, one partice turn persone KS 2000 (blan), to the protection persone KS 2000 (blan), to the protection person	16 hls::stream <cluster_blkbus_t></cluster_blkbus_t>	17/2	cluster cl;				_						
<pre>/ his:streeclure.plkbs.pr sect. int:streeclure.plkbs.pr sect.</pre>	&out3,	-				buf[3][c=1] < c].cmax && //	-				COLUMN 1		
<pre>betty, his:streacUlate_bikes_to build is approximate intervention program is intervention program</pre>	17 hls::stream <cluster_blkbus_t></cluster_blkbus_t>	<u>=:</u>	// u_tot				The same	10.0	_ i	5 REM 201 ST	1 10 12 1	11212	
<pre>b</pre>	&out4,	Million .	<pre>cl.qtot = 0; // pad_t is insufficient</pre>			buf[3][c] < c] oney 88 //	-				-		1000
<pre>kettb)(forgenges LS prELNs forgenges LS prELNs for</pre>	18 hls::stream <cluster blkbus="" t=""></cluster>		for (int cc=-LR_CELLS; cc<=LR_CELLS; cc++){ //			ob	En .						
<pre>9 #progent HS INTERFACE solese_citone partretury #progent HS Differed is a solese_citone partretury #progent HS Differed is a solese_citone partretury partern HS INTERFACE sole sole sole sole sole sole sole sole</pre>	&out5){						The second second				C 18861		A 6-103-50
<pre>l progens HLS DPECING progens HLS DPECING</pre>	19 #pragma HLS INTERFACE mode=ap_ctrl_none port=return	and the second s	<pre>for (int t=0; t<timebins; pre="" t++){<=""></timebins;></pre>	-		builsileeri < cridmax // //	The second se	K017				8417	1. 31 12
<pre>i #progen HG JUTERAGE siz stgetter both portently.ch.jch.jch.gh.gh.gh.gh.gh.gh.gh.gh.gh.gh.gh.gh.gh</pre>	20 #pragma HLS PIPELINE		cl.qtot += buf[t][c+cc];										
<pre>// Institution (1), (1), (1), (1), (1), (1), (1), (1),</pre>	21 #pragma HLS INTERFACE axis register both						-						1 3 - - 1
<pre>/ disk (10) / bud (100 (10) / second percents(1) profester both percents(1) profester both percen</pre>	port=in1.in2.in3.in4.in5.in th.in row					// time (tb: 8/), row (8), column (8),							
<pre>2 #preparties information intread(); 4 #preparties information intread(); 5 #preparties information interead(); 5 #preparties information interead(); 5 #preparties information interead(); 5 #preparties information interead(); 5 #preparties informati</pre>	.col offset	173				qmax (10) and qtot (16) = 50Dit		66				20	
<pre>struct.out?.out?.out?.out?.out?.out?.out?.out</pre>	22 Anrenna HIS INTEDEACE avie register both	20				// other properties: 1/bit x 4 = 68bit							
<pre>3 // Program HS_DATA_PACK variable-out 3 // Program HS_DATA_PACK variable-out 4 int v = int restring (); 4 int v = int restring (); 5 int v = int restring (); 6 int v = int restring (); 7 int int v = int restring (); 7 int int v = int restring (); 7 int int v = int restring (); 7 int int int v =</pre>	nort-out1 out2 out3 out6 out5		cl.mu_p = 0;	-		total 118bit	3.55						
<pre>if if the init the same is a sa</pre>	23 // #pragma HIS DATA PACK variable=out		cl.mu_t = 0;			cl.valid = 0;							
<pre>bit this intraction a classe and if in this intraction a classe and if is intraction a clas</pre>	n.	<u> </u>	cl.sigma_p = 0;			cl.tb = tb;	<u>E</u> 12	kers				100	(I I I I I I I I I I I I I I I I I I I
<pre>in the vertex react(); int vertex react(); int vertex react(); int vertex react(); int vertex react(); int vertex react(); int vertex vertex react(); int vertex vert</pre>	int their th read():	-	cl.sigma_t = 0;	The same is		cl.row = r;			201010107		E DINE .		
<pre>int of a col_strict.read(); int o col_strict.read(); i</pre>	int r = in row read():	the second second				cl.col = c+cof-2;				-			1 1 - 1
<pre>region region regi</pre>	int and a sel affect mod().					if (peak){					LINE N	110 B.	A
<pre>spaces HS PTELINE space target HS PTELINE buck is nyw1[5]; served target HS ARAX-PARTITION vsriablewin_val dist compared target compared target space target</pre>	and cor_onset.read();					cl.valid = 1;	+						and the second
<pre>// prigents // pricesting // pricesting</pre>		TAXABLE INC.	for (int i=0; i<5; i++){			clusters[c] = cl;	To other	1			COMPANIE (C
<pre>b db_t in_valid) = in_valid): // pragem is Add/_SARTITION variablesin_val diss1 // pragem is Add/_SARTITION variablesin_val diss2 // pragem is Add/_SARTITION variablesin_val diss1 // pragem is Add/_SARTITION variablesin_val diss2 // pragem is Add/_SAR</pre>	a apragma HLS PIPELINE	<u> </u>	int $cc = c-2;$	4		// std::cout << "[TB " << tb << "]" << "	1000						
<pre>improve mess Addy for find wrind carry vi disci complete and addy for find wrind carry vi disci complete addy for find wrind carry vi disci find wrind wr</pre>	30 DUS_C IN_VAI[5];	-	<pre>cl.mu p += (buf[i][c-2]*-2 + buf[i][c-1]*-1 +</pre>	with the second			-			6 101,81 3	C URIT		A 10.00
<pre>complete inst complete dimed //#progname HL3ABAN/_PARTITION variable=buf complete inv_solid) = instructure(); inv_solid) = instructure();</pre>	#pragma HLS ARRAT_PARTITION Variable=in_val dim=1	100	buf[i][c+1]* 1 + buf[i][c+2]* 2				_	VOT3				100	1.00
2 7/PTERDBAR NG.000071001 VETIADLESIN.031 7/ cl.m.it +* (buff0][cesi]+2 + buff1][cesi]+2 100 /* 3 invest[0] = ini.resd(); 7/ buff3][cesi]+1 + buff4][cesi]+2 100 /* strictofatream testf1]e('cluster-file.tstr); 100 if(cl.vaild = 1)(1 invest[0] = ini.resd(); 7/ buff3][cesi]+1 + buff4][cesi]+2 100 if(cl.vaild = 1)(if(cl.	complete			Timesan-		#ifndefSYNTHESIS	- Martine		111111111				11111
comparing diamage comparing diamage <thcomparing< th=""> comparing diamage co</thcomparing<>	32 //#pragma HLS ARRAY_PARTITION variable=in_val		cl.mu t += (buf[0][cc+i]*-2 + buf[1][cc+i]*-1				1		÷ ž				
in M_valia in (in interaction) in (in interaction) in (in interaction) in (in interaction) in M_valia in (in interaction) in (in interaction) in (in interaction) in (in interaction) in M_valia in (in interaction) in (in interaction) in (in interaction) in (in interaction) in M_valia in (in interaction) in M_valia in (in interaction)	complete dim=1	-							N				
invalid] = intrasd(); intrasd(); intrasd(); intrasd(); invalid] = intrasd(); invalid] = intrasd(); intrasd(); intrasd(); invalid] = intrasd(); intrasd(); intrasd(); intrasd(); intrasd(); intrasd(); intrasd(); intrasd(); intrasd(); intresd(); intrasd(); intrasd();	<pre>33 in_val[0] = in1.read();</pre>		buf[3][cc+i]+ 1 + buf[4][cc+i]+ 2					lipp I	1 b			100	
invall2 = intresd(); // <td< th=""><th><pre>34 in_val[1] = in2.read();</pre></th><th></th><th>);</th><th></th><th></th><th></th><th></th><th></th><th></th><th>A THEFT</th><th>i hair-rit</th><th>N</th><th>1.1.</th></td<>	<pre>34 in_val[1] = in2.read();</pre>);							A THEFT	i hair-rit	N	1.1.
invall3 = invread(); invall3 = invread(); invall3 = invread(); 77 cl.sigms_p + (bwfill(-2) + 4 + 10) 10 for (inv i=-2; iow2; inv)(invall3 = invread(); invall4 = invread(); 77 cl.sigms_p + (bwfill(-2) + 4 + 10) 10 for (inv i=-2; iow2; inv)(invell4 = invread(); 77 bwfill(-1) + 1 10 for (inv i=-2; iow2; inv)(invell4 = invread(); invell4 = invread(); 71 bwfill(-1) + 1 10 j invread(); invell4 = invread();	<pre>35 in_val[2] = in3.read();</pre>												
<pre>7 in_val(4) = inf_rads(); // inf_rads(); // in_val(4) = inf_rads(); // in</pre>	<pre>36 in_val[3] = in4.read();</pre>		c] ciona n += (buf[i][c=2]e A +				-				CHEEL .		
pad_t baf(THEBINS(ICOLS) = {0}; promote NAS_ARAA/_PARTITION_variable=baf complete promote NAS_ARAA/_PARTITION_variable=baf complete promote NAS_ARAA/_PARTITION_variable=baf complete promote NAS_ARAA/_PARTITION_variable=baf complete pad_t baf(SIGest) = 4 + 19; dimed dimed baf(SIGest) = 1 + 19; dimed baf(SIGest) = 1 + 19; dim	<pre>37 in_val[4] = in5.read();</pre>		buffilfe die d					and a				-	
<pre>> pad_t buf[ThEENBIGIOSS] = {0}; buf[ThEENBIGIOSS] = {0}; buf[ThEENBIGIOSS] = {0}; buf[ThEENBIGIOSS] = {0}; dim-1 * progentsLSAMAV_PARTITION variable=buf complete dim-2 * buf[ThEENBIGIOSS] = {0}; buf[ThEENBIGIOSS] =</pre>			buf[i][ai]a 1						1	+ . I .	4		
<pre>b #progen HLS ARMY_PARTITION variable=buf complete</pre>	<pre>pad_t buf[TIMEBINS][COLS] = {0};</pre>		but[i][c+1]* 1 +								11 1		
dim-1 (interview) (anticipation interview) (an	40 #pragma HLS ARRAY_PARTITION variable=buf complete		DUT[1][C+2]* 4);										1
<pre>i #prapa NLS ARAY_PARTITION veriable-buf complete</pre>	din=1		ci.sigma_t += (bur[0][cc+1]* 4 +			testfile << clusters[c];		b ble				_ pbr	JC.
dim2 abr(2)(1(1)+ + 12) */ High Kondwidth Manager - High H	41 #pragma HLS ARRAY_PARTITION variable=buf complete		por[1][cc+1]# 1 +							COLUMN DE LE SUIT			are stated
Onterlecting a 1:	din=2		BUT[3][CC+1]# 1 +						and the second	a de la calca de l	Memor	6 million (1997)	A. H. H. S. L. L. S.
	42		<pre>but[4][cc+1]* 4);</pre>		101	1							

- CRU 0-2: 48 rows
- CRU 3-5: 49 rows
- CRU 6-9: 55 rows

We achieved to run at 290 MHz

> 55 rows x 5 MSPS = 275 MHz

Clustering for one sector can run without latencies

	Used	Available	%
LUT	714,307	1,303,680	54.8
FF	814,523	2,607,360	31.2
BRAM	846.5	2,016	42.0

E50 test bench

Igarashi

Takahashi

- Beamtime in last June (19.6-21.6)
 - K⁻ ~ 200k/spill (2sec), π⁻ ~ 800k/spill
 - Tests of streaming DAQ with "nestDAQ" and online coincidence filtering (based on CPU)

NestDAQ <u>https://github.com/spadi-alliance/nestdaq</u>

Online coincidence filter

General Purpose Logic Filter

- Create LUT https://github.com/spadi-alliance/nestdaq-user-impl
- Make hit markers (every 4nsec from TDC) in the array for Heart-beat frame (524usec)
- Scan the array and see if all entries are fired (LUT = true)
- Running on CPU (will be ported in GPU)

Processing time for 1 HBF (524us)

Average 7.6msec -> 15 processors

RCNP and Streaming DAQ

Physics runs using online filters

Physics runs at GR beamline using nest DAQ

30

Throughput 200Mbps (x40 improvement from past DAQ system). 100% efficient for 100-200 kcps Next step is to implement online tracking, multi-hit identification (ex (d, 2p)), and PID (ex, (α , ⁶He))

RIBF and Streaming DAQ

Current RIBF running strategies

Common beamline detectors (Plastic, ion chamber, PPAC) are occupied by only one experiment

32

Baba

 \blacktriangleright This should be shared with other experiments without any interferences \rightarrow Streaming DAQ

Current RIBF running strategies

- Common beamline detectors (Plastic, ion chamber, PPAC) are occupied by only one experiment
- ► This should be shared with other experiments without any interferences → Streaming DAQ

Streaming readout in RIBF

FPGA Processing of BLD data

BigRIPS

- Plastic (F3, F7) TOF -> β
- PPAC (F3, F5, F7) Tracking -> Bρ
- Ion chamber (F7) dE + β -> Z
- **B**ρ + β -> **A/Q**

Online process consists of

- PPAC (F3, F5, F7)
 - 4 layers of (x,y) : tracking (angle, position) through chi2 fits
 - Combine F3-F7 to get Bp
- Plastic (F3, F7)
 - Average timing from 2 PMTs
 - β from F3 ad F7
- Ion chamber (F7)
 - 6 layers / IC : take geometric mean of raw pedestal
 - Extraction of Z from Bethe-Bloch
- A/Q vs. Z

Alveo U50(8GB HBM)

FPGA Processing of BLD data

Full dataflow of PID procedure

Further developments : hls4ml

Examples of developments in Japan (ATLAS and Belle2)

US also has a lot of activities with hls4ml for sPHENIX, J-lab, LHC experiments, EIC

37

ATLAS Muon tracking using hls4ml

nima.2022.167546

リソース使用率は、Super Logic Regionあたりの値

160 MHz clock, Latency = 100nsec

Model Resolution [mrad] Latency [ns] DSP48 LUT \mathbf{FF} BRAM BL 1.9QF7 2.034,848 (8.0%) 75(2.8%)69 1,389(45%)5,433(0.6%)88(2.9%)QF5 2.240,039 (9.3%) 75(2.8%)69 3,419(0.4%)QF3 2.8 2 (< 0.1%)2,242(0.3%)75(2.8%)56 21,682(5.0%)

Further developments : hls4ml

Examples of developments in Japan (ATLAS and Belle2)

US also has a lot of activities with hls4ml for sPHENIX, J-lab, LHC experiments, EIC

Further developments : Versal

Versal Projects in Japan (Collider electronics Forum in Japan)

The features of Versal series:

CPU

SCALAR

ENGINES

DUAL-CORE

APPLICATION

PROCESSOF

DUAL-CORE

RM CORTEX-RS

REAL-TIME

PROCESSOR

PLATFORM

PCIE

- ACAP SoC. •
- AI/DSP engine: interface to implement ML core into firmware.
- High Bandwidth Memory (HBM).
- Larger number of cells + High transmission bandwidth.

Test bench in KEK (lead by HEP community) and extension plans

Further developments : FELIX Card

Front-End Link eXchange (FELIX)

- Custom FPGA based PCIe cards
- Readout, trigger, clock distribution, Slow Control, BUSY
- Router between FE serial links and commercial network

The FLX-182 card ATLAS Phase-2 Upgrade (Run4)

- FPGA: AMD Versal Prime VM1802
- 4 Firefly transceivers to support 24 bidirectional optical links
 - Up to 25 Gb/s per link
- 1 Firefly for LTI/TTC interface
 - New protocol for Timing, Trigger and Control
 - 100Gb/s Ethernet or White Rabbit are optional
- 16-lane PCIe Gen4 interface (240 Gb/s)
 - 2x 8 lanes bifurcated

FELIX becoming more widely used in various experiments

https://atlas-project-felix.web.cern.ch/atlas-project-felix/

40

Global Timir