

Plans for SRO development by SPADI-Alliance in Japan

TAKU GUNJI

CENTER FOR NUCLEAR STUDY

THE UNIVERSITY OF TOKYO



▶ References:



- ▶ Collaboration meeting in January ([slides](#))
- ▶ SRO XI workshop at Hawaii in December, 2023 ([4 presentations from SPADI-Alliance](#))

▶ Backgrounds:

- ▶ Streaming DAQ is a common need in many facilities in Japan (RIBF, RCNP, J-PARC, ...)
- ▶ No enough people in the facilities to develop electronics, FEE, and DAQ for SRO.
- ▶ Goal is to develop the entire SRO system (electronics, FEE, SRO software, analysis software) and standardize the system to share the identical system with many facilities.
- ▶ SPADI-Alliance was established in Japan for standardization of the SRO system
 - ▶ >120 researchers and 20 institutes from different experiments and from different facilities

Working Groups

- ▶ **WG1: ASIC and FEE**
 - ▶ ASICs for MPPC and Gaseous detector
 - ▶ FE boards for MPPC, DC, Si, TPC
 - ▶ TDC (“**AMANEQ**”), waveform digitizer
- ▶ **WG2: Timing distribution & data transfer**
 - ▶ “**MIKUMARI**” system (light FPGA)
 - ▶ SiTCP, Fakernet
- ▶ **WG3: NestDAQ (Network based Streaming DAQ)**
 - ▶ fairMQ + Redis based scalable system
 - ▶ WebUI (configuration, control, monitoring)
- ▶ **WG4: Event processing**
 - ▶ Event reconstruction, calibration
 - ▶ Hardware accelerators (FPGA, GPU) and AI/ML
- ▶ **WG6: Computing**
- ▶ **WG7: Packaging**
- ▶ **Analysis SW (“Artemis”)**




WG1 Frontend Electronics Streaming type Charge ASD board Voltage ASD board WF Digitizer board Control Firmware dev.	WG2 Clock synch. / Data Transfer General Clock Synch. High throughput Intra-board transfer	WG3 Acquisition software framework (NestDAQ + ...) Streaming type FairMQ-based Scalable DAQ Sampling, Time frame build, Event build, Monitoring... Format	WG4 Event processing Acceleration using GPU/FPGA Zero suppression Calibration, Clustering, Tracking, PID,
WG5 User Interface Control, Monitor, Configure,	WG6 Computing infrastr. High throughput Large volume Flow and Archive Power consumption Interconnect Networking	WG7 Packaging Standalone system Popularization Standardization Market research User feedback	Analysis Trial with Artemis
Trial with SlowDash			Trial with Artemis

Streaming type TDC: AMANEQ

- 6U size
- Kintex7 with speed grade -2
 - Transceiver bandwidth up to 10Gbps
 - 64-bit data word, 156M words/sec
- Has two mezzanine slot
 - High resolution (HR-TDC, ~30ps precision) 32 ch/board
 - HR-TDC block is implemented on the mezzanine FPGA
 - Low resolution (LR-TDC, 1ns precision) 128 ch/board
- Belle2 trigger port (master clock)
 - Has a jitter cleaner to clean up the master clock
- DDR3-SDRAM as a de-randomizer
 - DDR3-800 with 16-bit bus width. 2 Gb
 - It allows us to use spill off time for data transfer
- Clock synchronization with MIKUMARI protocol
- Framing with heartbeat method

<https://indico.bnl.gov/event/20010/contributions/79154/attachments/51297/87719/Hawaii2023-SROXI-honda.pdf>




MIKUMARI as timing distribution

Synchronization

Simple & light-weight clock-data-recovery



Frequency synchronization

(MIKUMARI: 水分, R. Honda, IEEE TNS, 70 (6), 1102 (2023).)



Detector

Acrylic Cherenkov radiator
(Bought by this Grant)




MPPC and amplifier
(Bought by this Grant)

Readout system for trigger-less DAQ system

Mini-mezzanine Clock-Receiver (CRV)
(Developed by this Grant)

AMANEQ
(Developed by Grant Wakate-B)




FPGA based streaming HR-TDC
(Developed)

MIKUMARI Secondary
+ Streaming TDC base
(Developed)

HUL mezzanine HR-TDC
(Developed by Grant 中性子星核物質)

Optical fiber

Mezzanine Clock-Data-Distributor (CDD-OPT)
(Developed by this Grant)



Clock distribution system
MIKUMARI Primary
(Developed)

25 ps timing resolution including the synchronization precision.

More detailed slides (by R. Honda at the SRO XI workshop)

<https://indico.bnl.gov/event/20010/contributions/79154/attachments/51297/87719/Hawaii2023-SROXI-honda.pdf>


nestDAQ

More detailed slides (by Igarashi at the SRO XI workshop)

https://indico.bnl.gov/event/20010/contributions/79156/attachments/51299/87721/streamingws20231128_igarashi.pdf

► nestDAQ (**n**etwork based **s**treaming **DAQ**)

- FairMQ (data transport based on zeroMQ, state machine control, plugins) + Redis (process management and control, in-memory access and fast response)



Semi-automatic topology generation based on service registry by Redis


- The database provides information about each process grouped as a function (service), its data channel-ports and their connections

Example: An arbitrary number of worker processes

Topology data on the database

```
#-----#
#      service      channel      options
#-----#
endpoint  Sampler      out      type push  method bind
endpoint  Sink          in       type pull  method bind
endpoint  Worker       in       type pull  method connect
endpoint  Worker       out      type push  method connect
#-----#
#      service1     channel1     service2     channe12
#-----#
link      Sampler     out         Worker       in
link      Worker     out         Sink         in
```

Configured topology structure





Current developments:

- Triggered readout
- Unification of Data-format
- Mini-booking tool (API for slowdash monitoring)
- Log collector
- API for channel mapping
- Evaluation of scalability

WebUI

More detailed slides (by Igarashi at the SRO XI workshop)

https://indico.bnl.gov/event/20010/contributions/79156/attachments/51299/87721/streamingws20231128_igarashi.pdf



DAQ controller

DAQ control

RUN number

New value: Send +1 Get Auto increment at RUN Stop

Next:
Least:
Start:
Stop:

State transition command

Idle ▶ Running
Idle ▶ [Init Device and Connection] Device Ready ▶ [Init Task] ▶ Ready ▶ [Run] ▶ Running

Idle ◀ Running
Idle ◀ [Reset Device] ◀ Device Ready ◀ [Reset Task] ◀ Ready ◀ [Stop] ◀ Running

▶ Exit
Any state ▶ [End] ▶ Exiting

State Summary

Service	N	Undefined	Ok	Error	Idle	Init-Device	Initialized	Binding	Bound	Connecting	Device-Ready	Init-Task	Ready	Running	Reset-Task	Reset-Device	Exiting	last-update
AmQStrTdcSampler	10												10					2023-03-03T15:16:29
STFBuilder	10												10					2023-03-03T15:16:27
TimeFrameBuilder	3												3					2023-03-03T15:16:28
ftcoin	16												16					2023-03-03T15:16:28
ftdump	1												1					2023-03-03T15:16:27

Show details

Service Instance state last-update

Select command target

Choose Services: all
AmQStrTdcSampler
STFBuilder
TimeFrameBuilder
ftcoin
ftdump




Choose Instances: all
AmQStrTdcSampler:AmQStrTdcSampler-0
AmQStrTdcSampler:AmQStrTdcSampler-1
AmQStrTdcSampler:AmQStrTdcSampler-2
AmQStrTdcSampler:AmQStrTdcSampler-3
AmQStrTdcSampler:AmQStrTdcSampler-4
AmQStrTdcSampler:AmQStrTdcSampler-5
AmQStrTdcSampler:AmQStrTdcSampler-6
AmQStrTdcSampler:AmQStrTdcSampler-7

My WebSocket Connection ID: 2 (Date: 2023-03-03 15:06:08)

WebSocket Connected ID: Date
2 : 2023-03-03 15:06:08

* SlowDash is a web based visualization tool developed by S. Enomoto (Washington U.)

SRO tests in Japan (2023)



Throughput 200Mbps (x40 improvement from past DAQ system). 100% efficient for 100-200 kcps

J-PARC E50

9

- ▶ J-PARC E50 (charmed baryon spectroscopy) could be used as a testbed for ePIC.

* Streaming DAQ: Only TDC information

⇒ 20,000–25,000 ch (25 GB/spill ⇒ 12 GB/sec.)

- + FEE: 10Gbps network
- + Timing synchronization (MIKUMARI)

• MPPC detector: 15,000–20,000 ch

- Scintillating fiber trackers
- RICH, Beam-RICH, Vth AC

⇒ CIRASAME (ASIC: CITIROC)

- 128 ch/board
- Low-resolution TDC ($\Delta T_{\text{LSB}} \sim 1 \text{ ns}$)

• Timing detector: ~1,000 ch

- T0, RPC, TOF: Amp/PMT + Discriminator


⇒ AMANEQ board (HR-TDC mezzanine)

- 64 ch/board
- High-resolution TDC ($\Delta T_{\text{LSB}} \sim 20 \text{ ps}$)

• Drift chamber: ~4,000 ch

⇒ ASAGI(ASD) card + AMANEQ board (DC mezzanine)

- 32 ch ASD card + 128 ch/board
- Low-resolution TDC ($\Delta T_{\text{LSB}} \sim 1 \text{ ns}$)




30 MHz beam rate, 5% reaction rate (~1.5MHz IR rate)
Only 4-5 particles per reaction → similar conditions as EIC

E50: High Rate detectors

High-rate detectors



Beam Fiber Tracker
($\phi 0.5$ mm fiber)



Focal plane Fiber Tracker
($\phi 1.0$ mm fiber)




Time-Zero detector
(for EMPHATIC)




18

A02

Publicly Offered Research
(K. Shirotori)



Scattered particle Fiber Tracker ($\phi 0.5$ mm fiber)





MPPC amplifier
(39 ch)

E50: Drift chambers


Drift Chambers

- 6 large drift chambers
- ASAGI ASD card

Target downstream DC



Internal DC



ASAGI ASD card
SPADI Alliance taskforce
* Conversion gain: 0.06–32 V/pC



- Large DC: 3.6 m × 2.5 m (Outer size)
⇒ Production in FY2023
- Magnet downstream DC
⇒ To be prepared
- * Detector preparation and test
 - Evaluation by ASAGI ASD card

E50: PID detectors

PID detectors

- Time-Of-Flight: RPC, Plastic scintillator
- Ring-Imaging Cherenkov (RICH)
- Threshold-type Cherenkov (VthAC)

Tracker-RPC

Publicly Offered Research (N. Tomida)

1.8 m

TOF-RPC

Beam RICH

Budget by E50 collaborator

Beam

TOF

RICH

Budget by E50 collaborator (K. Shirotori)

VthAC (Prototype)



Aerogel
 $n = 1.007$

MPPC array


Light guide cone

A02

J-PARC E50 as it is now



DAQ construction



- **BDC&TOF&DAQ + SFT&KLDC&DAQ**
 - 3 VME crates + 1 NIM-BIN for constructing DAQ system
- **MIKUMARI FanIn/FanOut for synchronizing 20 AMANEQ modules**

Next beam time at E50

14

▶ Next beamtime (not dedicated to E50 but we can run parasitically) will be from middle of April to the end of May.

- ▶ Kaon/pion (=1/2) mixed beams. <1M/2s spill
- ▶ E73 will be the main-user of this beamtime and E73 calorimeter will be installed upstream of E50.

- ▶ Beam will not be so clean...

▶ Plans for the SRO development

- ▶ Validation of full chain of SRO readout
- ▶ Saving raw TF data (to replay offline)
- ▶ Tests of various online filter (CPU and GPU)
 - ▶ Coincidence filter (T0, TOF, SFT)
 - ▶ Event builder (narrow time window)
 - ▶ Clustering and tracking (DC)
 - ▶ Association between detectors
 - ▶ Online PID and online tracking

Any collaboration is more than welcome!






Table 2.7: Properties of PbF₂ crystal [54].

Crystal	Radiation length	Moliere radius	Density	Refractive index
PbF ₂	0.93 cm	2.22 cm	7.77 g/cm ³	1.82



Possible contributions for ePIC

- ▶ It is beneficial to work together with ePIC in order to make more robust SRO system by exchanging the expertise and knowledge.
- ▶ For the moment, human resources for ePIC dedicated in SPADI-A is very limited.
 - ▶ (It is good if our activities improve something in SRO for ePIC.)
- ▶ Possible areas, where SPADI-A could contribute:
 - ▶ Timing distribution system
 - ▶ Development of ePIC-GTM system and MIKUMARI (if there are rooms for using MIKUMARI)
 - ▶ nestDAQ
 - ▶ Could be a central DAQ system for ePIC?
 - ▶ Online processing
 - ▶ AI/ML and HLS for FPGA on FELIX cards
 - ▶ GPU processing on echelon 0 or 1 or 2 (wherever applicable)
 - ▶ Providing testbed system to develop SRO DAQ with real hardware and software
 - ▶ Propose to use J-PARC E50 experiment (and BELLE2 – will be discussed) as the testbed of Streaming DAQ for ePIC? Of course, there are a lot of differences...

Possible contributions for ePIC


- ▶ We still have some differences between our system and ePIC system. We need to develop/check several things to adopt our SRO to ePIC.
 - ▶ We have to check the compatibilities even if specs and requirements for WG1 (ASIC, FEC) and WG2 (transmission) are different.
 - ▶ We are reading out only TDC. No waveform digitizer has been readout.
 - ▶ We have a plan to develop our SRO to handle waveform digitizer.
 - ▶ Our system defines HBFrames in AMANEQ (FPGA in TDC module).
 - ▶ [SiTCP](#) (or [Fakernet](#)) protocol is used to push data to the PC (simple 10G NIC card is used).
- ▶ nestDAQ could be already used for ePIC?
 - ▶ As long as HBFrame is defined, no major obstacles to use nestDAQ in collider mode.
 - ▶ Any concerns? Maybe it would be good to collect such list of concerns so that SPADI-A can address one-by-one.
 - ▶ Try to install nestDAQ system at Jlab Hall-A BDX experiment (Marco, Mariangela) and check the compatibilities/robustness?
 - ▶ If we have simulation data (TFdata from subsystems), we can try to replay in nestDAQ and develop online processing using hardware accelerators for benchmarking.

Backup I

J-PARC E50

30 MHz beam rate
5% reaction rate
TF length = 512usec
(60k beams, 3k events in TF)

Workflows for online processing





WG1&2 : FEE

▶ Many types of FEEs for MPPC, gaseous detectors, Si readout, FADC, TDC, ...


MPPC ASIC Board
YAENAMI ASIC (8ch)

65 nm Si CMOS 2 mm角
(Package: LQFP100)






Gas chamber ASD
AGASA ASIC (16ch)

Electric circuit of 1 ASD channel




SAMPA chip board "SAMIDARE"




High resolution
FADC MIRA




TDC, Timing distribution
(AMANEQ)



Toward trigger-less data-streaming DAQ system



Simplified block diagram of Str-TDC





nestDAQ of test exp. at J-PARC


22

- ▶ Beamtime in last June (19.6-21.6)
 - ▶ $K^- \sim 200\text{k/spill}$ (2sec), $\pi^- \sim 800\text{k/spill}$
 - ▶ Tests of streaming DAQ with “nestDAQ” and online coincidence filtering (based on CPU)

NestDAQシステム構成



Trigger-less data-streaming-type DAQ system



FairMQ +



- Process monitor and control via in-memory type DB.
- Automatic topology generation

ASAGI card

Heartbeat method

Reduce the data rate to 1/100 - 1/1000

Total data rate: ~12 GB/s (25 GB/spill) (E50 case)









Backup II (from APS/JPS meeting)


TPC Clustering in FPGA (HLS)

- ▶ TPC clustering for one sector (currently running on GPU) can be run in FPGA?
 - ▶ Find local maxima in pad-timebin 2D space
 - ▶ Scan rectangular region in the pipelined way
- ▶ Alveo U55C (VU47P, 3 SLRs, 16GB HBM)




TPC Clustering in FPGA (HLS)

- ▶ Data is sent from data source via UDP (100Gbps)
- ▶ FPGA logic consists of
 - ▶ UDP packet decoder 200ns/timebin
 - ▶ Buffering (150 pads x 10 bits x 160 row x 5 timebins)
 - ▶ Clustering (150 pipelines) via pad x timebin [HLS]
 - ▶ Output to PCIe



```

void cluster_narrow_blk (hls::stream<int>& in_tb,
                        hls::stream<uint8_t>& in_row,
                        hls::stream<uint8_t>&
                        col_offset,
                        hls::stream<bus_t>& in2,
                        hls::stream<bus_t>& in3,
                        hls::stream<bus_t>& in4,
                        hls::stream<cluster_blkbus_t>
                        &out1,
                        hls::stream<cluster_blkbus_t>
                        &out2,
                        hls::stream<cluster_blkbus_t>
                        &out3,
                        hls::stream<cluster_blkbus_t>
                        &out4,
                        hls::stream<cluster_blkbus_t>
                        &out5) {
    #pragma HLS INTERFACE mode=map_ctrl1_none port=return
    #pragma HLS PIPELINE
    #pragma HLS INTERFACE axis register both
    port=in1,in2,in3,in4,in5,in_tb,in_row
    col_offset
    #pragma HLS INTERFACE axis register both
    port=out1,out2,out3,out4,out5
    // #pragma HLS DATA_PACK variable=out
    int tbwin_tb_read();
    int r_in_row_read();
    int cof = col_offset.read();
    #pragma HLS PIPELINE
    bus_t in_val[5];
    #pragma HLS ARRAY_PARTITION variable=in_val dim=1
    complete
    // #pragma HLS ARRAY_PARTITION variable=in_val
    complete dim=1
    in_val[0] = in1.read();
    in_val[1] = in2.read();
    in_val[2] = in3.read();
    in_val[3] = in4.read();
    in_val[4] = in5.read();
    pad_t buf[TIMEBINS][COLS] = {0};
    #pragma HLS ARRAY_PARTITION variable=buf complete
    dim=1
    #pragma HLS ARRAY_PARTITION variable=buf complete
    dim=2
    for (int t=0; t<TIMEBINS; t++){
        for (int cc=0; cc<COLS; cc++){
            buf[t][c] = in_val[0].range(cc*9, cc*10);
        }
        // Calculate cluster properties + Peak detection
        cluster clusters[COLS];
        #pragma HLS ARRAY_PARTITION variable=clusters
        complete dim=1
        for (int c=LR_CELLS; c<COLS-LR_CELLS; c++){ // 2
            to COLS-22
            cluster cl;
            // 0_tot
            cl.mu_p = 0; // pad_t is insufficient
            for (int cc=LR_CELLS; cc<LR_CELLS; cc++){ //
                c=2 to c=2
                for (int t=0; t<TIMEBINS; t++){
                    cl.mu_t += buf[t][c+cc];
                }
            }
            // mu_x, sigma_x
            cl.mu_p = 0;
            cl.mu_t = 0;
            cl.sigma_p = 0;
            cl.sigma_t = 0;
            // buf[5][pads], where c is center pad of 5rd
            region
            for (int i=0; i<5; i++){
                int cc = c-2;
                cl.mu_p += ( buf[i][c-2]+2 + buf[i][c-1]+1 +
                    buf[i][c]+1 + buf[i][c+1]+2 +
                    buf[i][c+2]+2 );
                cl.mu_t += ( buf[0][c+1]+2 + buf[1][c+1]+1 +
                    buf[2][c+1]+1 + buf[3][c+1]+2 +
                    buf[4][c+1]+2 );
                cl.sigma_p += ( buf[i][c-2]+4 +
                    buf[i][c-1]+1 +
                    buf[i][c+1]+1 +
                    buf[i][c+2]+4 );
                cl.sigma_t += ( buf[0][c+1]+4 +
                    buf[1][c+1]+4 +
                    buf[2][c+1]+1 +
                    buf[3][c+1]+1 +
                    buf[4][c+1]+4 );
            }
        }
    }
}
    
```



- CRU 0-2: 48 rows
 - CRU 3-5: 49 rows
 - CRU 6-9: 55 rows
- We achieved to run at 290 MHz
 > 55 rows x 5 MSPS = 275 MHz
 Clustering for one sector can run without latencies

	Used	Available	%
LUT	714,307	1,303,680	54.8
FF	814,523	2,607,360	31.2
BRAM	846.5	2,016	42.0


E50 test bench

▶ Beamtime in last June (19.6-21.6)


▶ $K^- \sim 200k/spill$ (2sec), $\pi^- \sim 800k/spill$

▶ Tests of streaming DAQ with “nestDAQ” and online coincidence filtering (based on CPU)



Igarashi



Takahashi



NestDAQ <https://github.com/spadi-alliance/nestdaq>



Online coincidence filter


General Purpose Logic Filter

- ▶ Create LUT <https://github.com/spadi-alliance/nestdaq-user-impl>
- ▶ Make hit markers (every 4nsec – from TDC) in the array for Heart-beat frame (524usec)
- ▶ Scan the array and see if all entries are fired (LUT = true)
- ▶ **Running on CPU (will be ported in GPU)**






Module	Ch.	00	01	02	03	04	05	06	07	08	09	10	11	12	13	14	15
AMANEQ1	Ch.02		■	■	■												
AMANEQ1	Ch.04			■	■	■						■	■	■			
AMANEQ1	Ch.06				■	■	■										
AMANEQ1	Ch.08			■	■	■											
	...																
	Ch.31																

Processing time for 1 HBF (524us)

- ▶ Average 7.6msec -> 15 processors



RCNP and Streaming DAQ






Using multi-event buffering in VME / CAMAC modules, readout is limited up to 50kHz but DAQ rate is still limited by the DAQ busy.

We aim at reading up to $O(100\text{kHz})$ - 1MHz using streaming DAQ.

Physics runs using online filters

30

► Physics runs at GR beamline using nest DAQ



Ota



Kobayashi


Throughput 200Mbps (x40 improvement from past DAQ system). 100% efficient for 100-200 kcps
Next step is to implement online tracking, multi-hit identification (ex (d, 2p)), and PID (ex, (α , ${}^6\text{He}$))

RIBF and Streaming DAQ




Superconducting Ring Cyclotron

Nihonium



RIBF is a next-generation heavy-ion research facility to establish the ultimate picture of nuclei and thus propel forward our understanding of how heavy elements were first formed in the universe.



Searching for element 119


RI beam production (1990-)

RI production for medical purpose

BigRIPS (2006~) provides the most intense RI beam in the world (competition with FRIB@US and GSI@Germany)


Current RIBF running strategies

- ▶ Common beamline detectors (Plastic, ion chamber, PPAC) are occupied by only one experiment
- ▶ This should be shared with other experiments without any interferences → Streaming DAQ




Current RIBF running strategies

- ▶ Common beamline detectors (Plastic, ion chamber, PPAC) are occupied by only one experiment
- ▶ This should be shared with other experiments without any interferences → Streaming DAQ



Streaming readout in RIBF

34




FPGA Processing of BLD data




35

Ichinohe (C07.4)



BigRIPS



- Plastic (F3, F7) TOF $\rightarrow \beta$
- PPAC (F3, F5, F7) Tracking $\rightarrow B\rho$
- Ion chamber (F7) $dE + \beta \rightarrow Z$
- $B\rho + \beta \rightarrow A/Q$



Online process consists of

- PPAC (F3, F5, F7)
 - 4 layers of (x,y) : tracking (angle, position) through chi2 fits
 - Combine F3-F7 to get $B\rho$
- Plastic (F3, F7)
 - Average timing from 2 PMTs
 - β from F3 and F7
- Ion chamber (F7)
 - 6 layers / IC : take geometric mean of raw – pedestal
 - Extraction of Z from Bethe-Bloch
- A/Q vs. Z

Alveo U50(8GB HBM)




FPGA Processing of BLD data



Ichinohe (C07.4)

36

Full dataflow of PID procedure



- Target = 300 MHz -> 220MHz
- Latency ~ 1000 clock = 4.3usec
- Pipeline process for every 5 clock (-> Maximum data input 40MHz)
- **Throughput 570k/13msec** (cf. 570k/250msec by single CPU)




X20 acceleration by FPGA

Further developments : hls4ml

Examples of developments in Japan (ATLAS and Belle2)

US also has a lot of activities with hls4ml for sPHENIX, J-lab, LHC experiments, EIC

Horii et al. (Nagoya)




ATLAS Muon tracking using hls4ml

160 MHz clock, Latency = 100nsec

[nima.2022.167546](https://arxiv.org/abs/nima.2022.167546)

Model	Resolution [mrad]	Latency [ns]	DSP48	LUT	FF	BRAM
BL	1.9	-	-	-	-	-
QF7	2.0	69	1,389 (45%)	34,848 (8.0%)	5,433 (0.6%)	75 (2.8%)
QF5	2.2	69	88 (2.9%)	40,039 (9.3%)	3,419 (0.4%)	75 (2.8%)
QF3	2.8	56	2 (< 0.1%)	21,682 (5.0%)	2,242 (0.3%)	75 (2.8%)

リソース使用率は、Super Logic Regionあたりの値




Further developments : hls4ml

Examples of developments in Japan (ATLAS and Belle2)


US also has a lot of activities with hls4ml for sPHENIX, J-lab, LHC experiments, EIC

Koga et al. (KEK)



-Input a few tens nodes:

- CDC charged track (ϕ, p_t)
- ECL calorimeter cluster (θ, ϕ, E)
- KLM muon track (θ, ϕ)





-Output 1 node:
-Signal probability

hidden layer: a few tens nodes, a few layers

-Successfully implemented to Xilinx Virtex Ultrascale (XCVU080)

- include not only NN but also original logics on GRL
- latency: $14\text{clock} \times 127\text{MHz} = \sim 0.11\mu\text{s}$



-DSP usage increased from 0% to 51% by implementation of NN
-Others are not so affected

-Will be used for the next physics operation in 2024


Further developments : Versal

Versal Projects in Japan (Collider electronics Forum in Japan)

The features of Versal series:

- ACAP SoC.
- AI/DSP engine: interface to implement ML core into firmware.
- High Bandwidth Memory (HBM).
- Larger number of cells + High transmission bandwidth.

Test bench in KEK (lead by HEP community) and extension plans



Further developments : FELIX Card

Front-End Link eXchange (FELIX)





<https://atlas-project-felix.web.cern.ch/atlas-project-felix/>

- Custom FPGA based PCIe cards
- Readout, trigger, clock distribution, Slow Control, BUSY
- Router between FE serial links and commercial network



The FLX-182 card ATLAS Phase-2 Upgrade (Run4)

- FPGA: AMD Versal Prime VM1802
- 4 Firefly transceivers to support 24 bidirectional optical links
 - Up to 25 Gb/s per link
- 1 Firefly for LTI/TTC interface
 - New protocol for Timing, Trigger and Control
 - 100Gb/s Ethernet or White Rabbit are optional
- 16-lane PCIe Gen4 interface (240 Gb/s)
 - 2x 8 lanes bifurcated



FELIX becoming more widely used in various experiments