Laura Gonella (Birmingham) and Ernst Sichtermann (LBNL) ePIC TIC Mtg. February 26, 2024 SVT


Physics-driven needs on tracking and vertexing for the EIC project detector ePIC are quite demanding. They drive the requirement of a well-integrated, large-acceptance, high-precision, low-mass tracking and vertexing subsystem: Silicon Vertex Tracker (SVT).

Tracking requirements from PWGs									
			Momentum res.	Material budget	Minimum pT	Transverse pointing res.			
η									
-3.5 to -3.0	Central Detector	Backward Detector	σp/p ~ 0.1%×p ⊕ 0.5%		100-150 MeV/c				
-3.0 to -2.5					100-150 MeV/c	dca(xy) ~ 30/pT µm ⊕ 40 µm			
-2.5 to -2.0 -2.0 to -1.5			σp/p ~ 0.05%×p ⊕ 0.5%		100-150 MeV/c 100-150 MeV/c	dca(xy) ~ 30/pT µm ⊕ 20 µm			
-1.5 to -1.0					100-150 MeV/c				
-1.0 to -0.5 -0.5 to 0 0 to 0.5		Barrel	σp/p ~ 0.05%×p ⊕ 0.5%	~5% X0 or less (~MAPS + MPGD trackers)	100-150 MeV/c	dca(xy) ~ 20/pT µm ⊕ 5 µm			
0.5 to 1.0 1.0 to 1.5					100-150 MeV/c				
1.5 to 2.0		Forward Detector	σp/p ~ 0.05%×p ⊕ 1%		100-150 MeV/c	dca(xy) ~ 30/pT µm ⊕ 20 µm			
2.0 to 2.5 2.5 to 3.0			σp/p ~ 0.1%×p ⊕ 2%		100-150 MeV/c 100-150 MeV/c	dca(xy) ~ 30/pT µm ⊕ 40 µm			
3.0 to 3.5					100-150 MeV/c	dca(xy) ~ 30/pT μm ⊕ 60 μm			

Yellow Report, Table

11.2

In turn, SVT requires high-granularity and low-power active elements — synergy with ITS3 sensor development minimized material associated with mechanics, cooling, power, readout, slow control, etc.




Five disks on either side of the nominal interaction point, also numbered 0-4


SVT Total (active) area ~ 8.5 m²

ePIC SVT target specifications						
Spatial resolution	~ 5 um					
Power	< 40 mW/cm ²					
Frame rate	≤ 2 µs					
Material budget (per layer)	IB: 0.05% X/X ₀ OB: 0.25, 0.55% X/X ₀ EE/HE: 0.25% X/X ₀					


4 84







DETAIL C SCALE 1 / 10



SVT volume -1050 < z < 1350 mm r ~ 430 mm

IB (L0-L2)

ITS3 wafer-scale sensor

i.e. length and radii derive from sensor dimensions

OB (L3, L4), EE (ED0-4), HE (HD0-4)

EIC-LAS sensor

OB — stave based

EE/HE — disks

Recent SVT workfest, c.f.

https://indico.bnl.gov/event/20473/sessions/6736/#all.detailed

has a wealth of information

What follows is in part a summary/re-use and in part new/additional.

Sensor and Ancillary IC


Background - MOSAIX

ITS3 Chip development

- CERN currently developing a new chip for the ITS3 upgrade of ALICE – MOSAIX
- This sensor will be used for the SVT IB (L0, L1, L2)
- It will be "wafer scale" full length, one reticle wide
- Idea is to thin and bend them around the beam pipe. Dicing to different width will give the three required layers.




Science and Technology **Facilities Council**



Most recent data from the ITS3 plenary: https://indico.cern.ch/event/1341665/



Background - MOSAIX






Science and Technology Facilities Council Iain Sedgwick (RAL)

Figure 3.34: Block diagram of the sensor segment.




RIGHT END CAP

ITS3 to ePIC



Inner Barrel


- Use MOSAIX directly
- Requires supply agreement with CERN (in negotiation)
- Design still progressing





Science and Technology **Facilities Council**

5 disks on either side of the IP



Outer Barrel/Discs

- Improve Yield reduce number of **RSUs**
- Need to reduce mass at system level
- Requires agreement for database access with CERN (in negotiation)

Develop an EIC-LAS plus ancillary chip for staves and discs

Keep up to date with MOSAIX developments (TDR next major release)











MOSAIX to EIC-LAS



- **Inner Barrel**
- 12 RSUs
- 8 data links

Yield likely too low

Excess material for required data rate

7 slow control links

Excess material when built into stave

Direct powering

Excess material when built into stave



Science and Technology Facilities Council Iain Sedgwick (RAL)







Outer Barrel

- Reduced number of RSUs
- Single data link

- Multiplex slow control
- Serial powering



Must be done on 65nm **MOSAIX** database



Sensor and Ancillary IC – Summary

Good progress on the formal sensor agreement between EIC/BNL and ALICE/CERN:

- Two sensor designers affiliated with ePIC institutions are embedded in the ITS3 team,
- Complemented with teams of experienced designers in the UK and the US,
- Ongoing discussion e.g. on number of wafers from ER2 and beyond,
- However, the agreement is not yet signed and we have no access yet to the sensor design database.

- Power to the four domains of the ITS3 MOSAIX and EIC-Large-Area-Sensor (SLDO regulators),
- Provide sensor bias voltage (Negative Voltage Generator),
- Multiplexing (and transcoding) of slow-control to reduce services (Slow Control),
- Coordination via bi-weekly ePIC-specific designers meetings; ad-hoc meetings as needed,

Characterization efforts:

- Ongoing, now also including ER1 and new-ish elements (e.g. higher-temperatures using a climate chamber), • Irradiation and characterization of ancillary IC in the planning stages.

Ancillary IC is a justified path while we are waiting for signatures / design database. It has three main functions:


EIC-LAS — Power, Readout and Slow-Control

- The OB and disks will use the EIC-LAS sensor
- The EIC-LAS is one segment of 1x5 or 1x6 RSUs plus LEC for power and data
 - There is probably also going to be a REC to terminate the design; no power or data connection
- The EIC-LAS will have one data link
- The EIC-LAS works with an auxiliary chip that will provide
 - Current to voltage conversion for the serial powering scheme SLDO
 - Negative voltage generation to bias the sensor NVG
 - Slow control interface Slow Ctrl
- powering, data, slow control unit
- An FPC will route power, data and slow control between sensors and auxiliary chips on the staves/disks and the readout and control boards


Note: more on this at the SVT meeting next week


In the current OB and disks design concepts, groups of up to 4 EIC-LAS sensors will be one

EIC-LAS connections on FPC along stave/disk




Schematic drawing by Marcello Borri (STFC)






Data from stave/disk to control room

Up to 4 EIC LAS to 1 VTRX+ to 4 fibers # of EIC-LAS = # data fibers






Fibers to FELIX

On the way to the FELIX, we might need an FPGA to have another step of multiplexing of the data links





EIC-LAS connections on FPC along stave/disk




Schematic drawing by Marcello Borri (STFC)


Slow control














LAS



Staves and Disks

Current stave-concept (option) for Outer Barrel, i.e. L3 and L4

Layer 3 (Opt 1 & 2, 6RSU-LAS)





OB structure: general idea

- Follow the ITS3 concept
 - Bent sensor supports itself
 - Only reinforced around perimeter
 - LEC has highest power density and foam there is good thermal conductor (K9)
 - Foam on edges (longerons) and REC are structural (3% foam)
 - Over most of the area silicon is in direct contact with air flow
- Try to make each element fulfil more than one functions (active, mechanical, thermal, electrical, gas flow, etc.)

Georg Viehhauser (Oxford)






Concept

• Sensor assembly


Sensor geometry used (approximate 5RSUs)






4






- Glued with Kapton strip and some runny, hard-curing glue (TBD)
- Purpose of vertical strip later

- Crossribs are K9
- Central spar 3% RVC
 - Could be thinned to hourglass shape
 - Alternatively, carbon fibre I-beam
- Edges are 3% RVC
 - Alternatively, 3% Al, if we want to run the power bus through this
 - In that case the Al would be in shorter sections for serial powering




- LEC areas (+ ancillary chips) are backed by K9 foam ribs
 - These would also mechanically support bond areas
- Central spar will support joint between twin sensors and maintain curvature of sensors
- Edge blocks a through-going for structure, to possibly contain liquid cooling pipe, or possibly power bus







L4 stave CF covers and mounting epicouk




Surface between sensors covered with CF skin
Probably beneficial to have central, through-going strip

• Sensors are placed over empty gaps






Georg Viehhauser (Oxford)





L4 cylinder



- Will investigate options for annular linking \bullet
- ullet


Georg Viehhauser (Oxford)





Might be beneficial to couple staves with some damping material (soft foam) to dampen air-flow induced vibrations



Current disk concept












One layer of SLA's removed for clarity.








Discs are shown with a 10mm offset for clarity.

Upper Half-Disc

Lower Half-Disc




Inner Barrel







Inner Barrel — Initial CAD concept separated by Layer




Rosario Turisi et al (INFN)



Presented at TIC meeting on 5 February A few updates here on work since then

Cooling



Air velocity (m/s)


Ongoing efforts to better estimate LEC power dissipation for EIC-LAS, Baseline cooling option remains a hybrid, with the dominant part done by air. Nicole Apadula (LBNL)

No foam

- Ongoing efforts to improve dissipation with foam (or fins) to effectively increase surface area,



Static Temperature of Cooling Channel Outlet at a Velocity of 10 m/s




Overall air volume needed by the cooling concept is neither "small" nor "out there", O(10² kWh) as reported before — consider e.g. option of a thinner disk (improves acceptance, reduces flow).







Corrugated Disc of 4 mm Height – Rev 1 (Mesh size = 2 mm)



Mode	 Frequency [Hz] 	
1,	84.658	345.0
2.	101.67	
3.	131.72	20
4.	285.87	10
5.	334.3	
6.	345.08	







Recent SVT workfest, c.f.

https://indico.bnl.gov/event/20473/sessions/6736/#all.detailed

has a wealth of information.

We feel it was invaluable, in and by itself, as well as for the next steps; we will certainly organize a next, extended, in-person meeting (although likely before / separate from the Lehigh meeting),

Many of the next steps have been or are being set; sensor, ancillary IC, cooling, IB, etc.

Lots of work remains but a lot of progress in the last six months.