# eRD109 COTS Waveform Readout FEB – update Feb. 1 2024

G. Visser, Indiana University



### SiPM frontend



New inductor load circuit improves SiPM recovery time.

Preamp/shaper follows FCS design.



## Digitizer

Baseline plan has to be 14 bits, with 100 GeV signal peak at ~16,200 counts. 12 bits is pointless.

Optimum peaking time ~80 ns (integration-by-summing vs. DCR pile-up)

Explored 'dynamic range extension' by dual-gain circuit but it is not promising – too much worry about calibration...

Small signals ~15 MeV required, will be very difficult to handle. (Biggest problem with the small signals though is DCR, not digitizer resolution. Improved light yield would help.)



<sup>\*</sup> All to be presented in 2/7/24 calorimeter meeting with complete details

#### Power



- Antiparallel pair of solenoids should have modest far field
- Confirmed that ground plane / shield has little performance impact
- Shield will be incorporated in new prototype
- Measured performance with stock inductors is quite sufficient



Efficiency (w/ 1 A 1.8V load) board only

with 50' 20AWG shared to 6 boards



alternative: bPOL48V (too large...)

Radiation testing will be needed

Test fixture could be ready on short notice... Opportunities?  $\rightarrow$  Let's discuss

## eRD109 status/plans

- Specifications/requirements documented
  - Seems like close to finalizing rate requirements!
- FEB-detector integration is well developed
- Key parts procured: ADC, FPGA, DC/DC, preamp
  - Including more FPGA dedicated to bwd ECAL application
- Learning PolarFire FPGA details
- SiPM carrier board & interconnections sketched out
- Lightguide improvements (→ Required for FEB mechanical, and possible light yield improvements are of the greatest importance for readout – min signal size challenge!)
- Cooling prototyped with dummy load
- LTC3600 DC/DC circuits with air-core inductor
- SiPM frontend prototyped / improved from STAR FCS
- Working to define FEB-RDO interface
  - Expect to make simple FMC board to interface to ppRDO (Tonko)
- Next steps / in-progress
  - Two channel signal path prototype to fit to PolarFire eval board
  - SiPM board layout & produce prototypes
  - FEB Main Board layout & produce prototypes
  - Considerations for application to bwd ECAL
- Other to-do:
  - Radiation testing
  - Improvements to STAR FCS bias circuits (cost reduction etc.)
  - Continue 'dynamic range extension' ideas as a plan B



PolarFire Eval Board – nice/simple/\$200

I've deviated somewhat from the sequence of milestones in contract. Trying to do always what is best to push forward the design.

So far have not really tackled comparisons to HGCROC nor waveform ASIC possibilities. These will be done, but I think the first emphasis has to be on design.

On the other hand, have put early effort into possible application to bwd ECAL.

backup slides

## **Block diagram**

#### COTS ADC + FPGA, or equiv. ASIC





ground for FEB (important for noise/EMI and safety)

2-block (32 tower) FEB





prototype FEB mounting standoff

all cables and water tubing route basically only horizontally on detector



(slide from Rahul & Oleg)

# **fEMCal Integration**



0

0