
News, discussion & AOB

- ➤ HGCROC3 ASIC backplane (V0) debugging started
 - Not much to say yet, though in this configuration (KCU kit instead of an on-board FPGA interface) we just confirmed that a host DAQ PC does indeed see the ASICs
- > FPGA board (V0) expected end of February
- Beam test in May 2024:
 - No official schedule yet
 - > Yet we may start thinking who is coming and when
- Storage & assembly space at BNL
 - But more importantly: what is the assembly procedure?
- > TDR contribution planning

Mid Jan.24 Mid Mar.24

HRPPD HGCROC3 backplane (V0)

Passive Interface board



_A row of four HGCROC chips

_ASIC board (HRPPD size)

Gigabit ethernet



End July 24 KCU105 Xilinx UltraScale FPGA development kit

process design phase

structuring the effort

Writing (TDR/notes)