



# Serial powering for the ePIC Silicon Vertex Tracker

James Glover

ePIC Electronics & DAQ WG meeting

Thur, 15<sup>th</sup> Feb 2024

#### Introduction



- In the following slides a module is the detector's active element, that is the sensor with its readout electronics.
  - It can be a hybrid pixel detector where sensor and readout electronics are two separate entities bump bonded together, or a MAPS detector where sensor and readout electronics are integrated in the same substrate.
- Serial powering is used to power the readout electronics, not to bias the sensor.
- Power to the readout electronics is typically called "low voltage"
- The choice of serial powering for the low voltage distribution impacts the data transmission scheme and the sensor bias scheme.



#### Serial powering basics

regulators close to/on module.

• The current to voltage conversion is done by

For n modules powered in series, the current

is reduced of a factor n with respect to a

direct powering scheme  $\rightarrow$  Higher power

Cable cross-section and the power losses on

efficiency and reduced cable volume.

the cables scale by the same factor.

• In a serial powering chain made of n modules, the

RI<sup>2</sup> Serial powering is a current based powering scheme, where modules are powered in series by a constant current. Regulator Serial powering Mod n nV transmitted current is only the current needed by one Regulator Mod 2 Regulato Mod/ Direct powering Mod 2 Mod n



•

module, I.

Rnl<sup>2</sup>

Mod 1

#### Serial powering basics

- As the modules are powered with a constant current, V<sub>drop</sub> is not constrained as in a voltage-based powering Scheme.
  - It can, in principle, be chosen only depending on the output voltage capability of the current source and of the allowed power density (i.e. cooling capability).
- Higher  $V_{drop}$  can be allowed in the active area of the detector to reduce the material budget of the cables.
  - Outside the detector the voltage drop can be reduced to lower the power losses.
- With respect to voltage-based powering schemes (incl. DC-DC), serial powering allows more flexibility in the optimization of material and power efficiency.



15 February 2024

BIRMINGHAM

Regulator

Mod n

Regulator

Mod 2

Regulator

Mod/

nV

Mod n

Direct powering

Mod 2

Mod 1

## Example: ATLAS ITk detector

- The ATLAS pixel detector at the HL-LHC adopted serial powering (also the CMS pixel detector).
- Each module is made of a sensor bump bonded to a certain number of readout chips.
  - In the sketch, four readout chips per module (FE).
- The current flows in series between modules and in parallel between readout chips on a module.
- In each chip, two shunt-LDO regulators generate the analogue (V<sub>DDA</sub>) and digital (V<sub>DDD</sub>) voltages.



UNIVERSITY<sup>OF</sup> BIRMINGHAM I = const

#### Shunt-LDO regulator

- For this powering scheme, on-chip regulators are needed that can:
  - Operate in parallel
  - Generate different output voltages out of the current supply
  - Shunt additional current in case of device failure.
- The Shunt-LDO regulator was designed to match these requirements.
  - First prototype version in the ATLAS pixel FEI4 chip (180 nm process).
  - Full SP version in the RD53 chip (65 nm process).
- It combines two regulation loops.
  - Shunt regulation circuitry  $\rightarrow$  regulates the current to the chip.
  - LDO (Low Drop Out) regulation loop  $\rightarrow$  generates the voltage for the chip.

![](_page_5_Picture_11.jpeg)

![](_page_5_Figure_12.jpeg)

UNIVERSITY<sup>OF</sup> SIRMINGHAM

#### Reminder and prerequisites

- EIC-LAS is name of MAPS Left endcap to be used for OB, EE, (power, data) and HE of SVT. Longer, wafer-scale sensor used in IB.
- Serial powering (SP) to be used for OB, EE, and HE (not IB).

![](_page_6_Figure_3.jpeg)

![](_page_6_Figure_4.jpeg)

From: https://wiki.bnl.gov/EPIC/index.php?title=Si Vertex Tracker

#### Reminder and prerequisites

![](_page_7_Picture_1.jpeg)

- Multiple EIC-LAS needed in a SP chain (reduces material).
- Some redundancy required (e.g. don't want a whole stave in one SP chain, in case chain is lost).
- SP chains need to fit in with flexible printed circuit (FPC) design requirements.
  - FPC needs to be designed with connections for data readout and slow controls (not just powering).

![](_page_7_Figure_6.jpeg)

#### EIC-LAS expected power domains

#### **Power Domains and Currents**

Supply purpose	Nets	Voltage [V]	Current [mA]	Pads on LEC	Pads on REC
Services	SDVDD-SDVSS	1.2  to  1.32	227	Yes	Yes
Global analog	GAVDD-GAVSS	1.2  to  1.32	540	Yes	Yes
Global digital	GDVDD-GDVSS	1.2  to  1.32	1369	Yes	Yes
Serializers	TXVDD-TXVSS	1.8	200	Yes	No
Substrate bias	PSUB	-1.2 to $0$			

Table 3.11: Power domains of one sensor segment. The substrate bias is common to all the segments composing a sensor. The nominal operating voltage are referred to the potential of the GAVSS input net. The input currents are obtained assuming the maximum estimated power consumption of the LEC and RSU circuits at 25 °C.

From: 20<sup>th</sup> Nov '23, EP R&D WP 1.2 – G. Rinella, "Design of MOSAIX - ER2 Stitched Sensor Prototype", <u>https://indico.cern.ch/event/1339888/contributions/5680443/attac</u> hments/2755393/4797584/20231120-ER2-Stitched-Sensor.pdf

20231120 | WP1.2 Plenary | ER2 Stitched Sensor Design

![](_page_8_Picture_6.jpeg)

around +1.2 V.

• Services

- Global analog
- Global digital
- 1 Serializers domain at +1.8 V.

18

1 Substrate
bias domain at
-1.2 V.

![](_page_8_Picture_13.jpeg)

### 1 S-LDO per (+ve) domain

- Located with an ancillary chip.
- 4 S-LDOs would be needed (in parallel).
  - Services (up to 1.32 V and 227 mA).
  - Global analog (up to 1.32 V and 540 mA).
  - Global digital (up to 1.32 V and 1369 mA).
  - Serializers (up to 1.8 V and 200 mA).
- A S-LDO would be needed to run at 1.2(to 1.32) or 1.8 V and be able to shunt (O)1.4 A.
- What about redundancy?
  - Per EIC-LAS and per SP chain.

![](_page_9_Picture_10.jpeg)

UNIVERSITY<sup>of</sup> BIRMINGHAM

![](_page_9_Picture_14.jpeg)

10

![](_page_9_Figure_15.jpeg)

#### Readout recommends cluster size

![](_page_10_Picture_1.jpeg)

- Recent VTRx+ planning for the readout has showed a preference for clusters of 4 EIC-LAS (each EIC-LAS to have 1 multiplexed data link, for all RSUs, with 4 links available on a single VTRx+).
- (Current) stave designs are considering double-side staves, the width of 2 EIC-LAS.
- FPC designs are preferring clusters 1 EIC-LAS wide (even if interfacing sensors on different sides of the same structure).

![](_page_10_Picture_5.jpeg)

![](_page_10_Picture_6.jpeg)

#### SP in these FPCs

![](_page_11_Picture_1.jpeg)

![](_page_11_Figure_2.jpeg)

- A serial powering chain could therefore run along a length of a stave (like structure).
- A convenient layout for L3 (with 6 RSUs) could look as follows: Layer 3 (EIC-LAS w. 6\*RSU)

![](_page_11_Figure_5.jpeg)

#### Endcap Disks

![](_page_12_Picture_1.jpeg)

![](_page_12_Figure_2.jpeg)

Need to consider options when shorter structures are required.

- Larger y coordinates in the plot (←).
- Clusters of < 4 EIC-LAS would be inefficient (less of a benefit from SP).
- Linking neighbouring structures together would increase complexity of the FPC.
  - Multiple FPC designs.
  - Some designs may only be needed in small numbers.

#### Redundancy options

![](_page_13_Picture_1.jpeg)

- 1. 1 S-LDO failure, kills 1 EIC-LAS, but keeps SP chain.
  - 4 S-LDOs per EIC-LAS.
  - If any 1 fails, the EIC-LAS is lost.
  - If all S-LDO can shunt (O)1.4 A, up to 2 (on the same EIC-LAS) can fail before the SP chain is lost.
- 2. Redundancy for each S-LDO (2 per domain).
  - 8 S-LDOs per EIC-LAS (more material).
  - Master/slave relationship (slave only supplies domain if master has failed).
  - Requires additional circuitry (and material), on top of the additional S-LDO.
  - Any (single) S-LDO failure does not affect the detector performance.
  - 2 S-LDOs (for the same domain) would have to fail before losing an EIC-LAS.
  - Up to 2 domains (on the same EIC-LAS) can fail before the SP chain is lost.

![](_page_13_Picture_13.jpeg)

00

#### Substrate bias domain

From: 9<sup>th</sup> Jan '24, ePIC CM@ANL – G. Deptuch, "EIC-LAS ancillary / support IC",

https://indico.bnl.gov/event/20473/contributions/84985/atta chments/51831/88643/ePIC\_SVT\_MAPS\_design\_org.pptx

#### **Negative Voltage Generator**

![](_page_14_Figure_4.jpeg)

![](_page_14_Picture_5.jpeg)

- The S-LDO configurations only cover the positive voltage power domains.
  - A -1.2 V domain is needed for the substrate of the chip.
  - Can not be supplied in a parallel powering scheme.
    - Each EIC-LAS in the SP chain will have a difference ground reference.
    - The -1.2 V must be referenced to the specific EIC-LAS's ground.

15 February 2024

#### S-LDO config per EIC-LAS

![](_page_15_Figure_1.jpeg)

![](_page_15_Picture_2.jpeg)

- Basic configuration overview (no redundancy shown).
- Negative voltage generator could (technically) run from any of the 4 S-LDO domain voltages.
  - Shown on Global analog as this is a likely preference.

Ø

# Serial powering: data transmission

- The voltage across the chain is nV, where V is the voltage on a module.
- Each module sits at a different ground potential.
- AC coupled data transmission required.
  - DC balanced data protocol (e.g. 8b10b).
  - Self-biased receiver inputs to set the common mode voltage.

![](_page_16_Figure_6.jpeg)

Regulator

Mod n

Regulator

Mod 2

Regulator

nV

Serial powering

#### AC-coupled data transmission

- Due to SP (separate ground reference per EIC-LAS), data transmission will need to be AC-coupled (to separate the DC offset from the signal).
- Details of the proposed scheme are still a work in progress and many questions are still to be checked and answered.

![](_page_17_Figure_3.jpeg)

Figure 1. AC-Coupling to Shift Common-Mode Voltage

![](_page_17_Picture_5.jpeg)

![](_page_18_Picture_0.jpeg)

![](_page_18_Picture_1.jpeg)

- SP scheme for the ePIC SVT is progressing.
- Many questions still need to be answered.
- Many things need to be balanced with other areas of the SVT:
  - Readout system
  - Chip design.
  - Local mechanics.
  - FPC development.
- The SP requires AC-coupled data transmission.
- IB will not use SP, but direct powering (approximating the ITS3 plan).
  - ITS3 plan to use DC/DCs close to sensor (large material in front of our discs).
  - We are looking for lower material options.

![](_page_18_Picture_13.jpeg)

NIVERSITY<sup>OF</sup> IRMINGHAM

# More detail from ePIC CM Jan '24 e

![](_page_19_Picture_1.jpeg)

Greater detail can be seen from contributions to the SVT workfest @ the ePIC Collaboration Meeting, Jan '24 @ ANL (99+% of these slide are from here):

- <u>https://indico.bnl.gov/event/20473/sessions/6736/#20240109</u>
- Specifically, "Basics of serial powering and S-LDO" by Laura Gonella:
  - <u>https://indico.bnl.gov/event/20473/contributions/84989/</u>
- And, "Serial powering for the ePIC SVT" by James Glover:
  - https://indico.bnl.gov/event/20473/contributions/84990/

![](_page_19_Picture_8.jpeg)

![](_page_20_Picture_0.jpeg)

![](_page_20_Picture_1.jpeg)

# Thank you very much!

Any questions?

![](_page_21_Picture_0.jpeg)

![](_page_21_Picture_1.jpeg)

# Additional (support) slides

#### **Background Studies**

![](_page_22_Picture_1.jpeg)

Brings together material from multiple previous meetings, in particular:

- 30th Jan '23, SC meeting L. Gonella, "Powering scheme for the ePIC SVT", https://indico.bnl.gov/event/18202/
- 29th Mar '23, UK SVT SP meeting, https://indico.cern.ch/event/1269506/
- 8<sup>th</sup> Aug '23, SVT meeting P. Jones, "Update on outer barrel and endcaps (disks) tiling study", <u>https://indico.bnl.gov/event/20219/</u>
  - Updated, 22<sup>nd</sup> Aug '23, SVT, <u>https://indico.bnl.gov/event/20336/</u>
- 19<sup>th</sup> Jul '23, EIC-UK WP1 J.Glover, "Status and plans for powering studies updates on sensor design", <u>https://indico.bnl.gov/event/19981/</u>
- 22<sup>nd</sup> Aug '23, SVT meeting E. Sichtermann, "Update on disks and tiling", https://indico.bnl.gov/event/20336/
- 14th Nov '23, SVT meeting J. Schambach, "SVT Readout", https://indico.bnl.gov/event/21207/
- 20<sup>th</sup> Nov '23, UK EIC-LAS & S-LDO discussion, <u>https://indico.bnl.gov/event/21215/</u>
- 28<sup>th</sup> Nov '23, SVT meeting J. Glover, "Outer Barrel Layout Considerations", <u>https://indico.bnl.gov/event/21355/</u>
- 28<sup>th</sup> Nov '23, SVT meeting E. Sichtermann, "Update on disks", <u>https://indico.bnl.gov/event/21355</u>
- 12th Dec '23, SVT meeting J. Glover, "Serial powering architecture", https://indico.bnl.gov/event/21518/
- 9<sup>th</sup> Jan '24, SVT workfest @ ePIC CM L. Gonella, "Basics of serial powering and S-LDO", <u>https://indico.bnl.gov/event/20473/contributions/84989/</u>
- 9<sup>th</sup> Jan '24, SVT workfest @ ePIC CM J. Glover, "Serial powering for the ePIC SVT", <u>https://indico.bnl.gov/event/20473/contributions/84990/</u>

![](_page_22_Picture_16.jpeg)

#### Power consumption

- 4 S-LDOs (domains):
  - Services (up to 1.32 V and 227 mA)  $\rightarrow$  ~0.30 W
  - Global analog (up to 1.32 V and 540 mA)  $\rightarrow$  ~0.71 W
  - Global digital (up to 1.32 V and 1369 mA)  $\rightarrow$  ~1.81 W
  - Serializers (up to 1.8 V and 200 mA)  $\rightarrow$  ~0.36 W
- 1 extra domain for substrate bias.
  - -1.2 V at < 1 mA  $\rightarrow$  ~1 mW
- These power values are assumed to be for an entire ITS3 ER2 segment (12RSUs with both endcaps).
  - How does this fit with power density estimates given so far?
  - How much does this reduce for fewer RSUs (as with the EIC-LAS)?
- Some additional power will be used for our ancillary chip (S-LDOs, negative voltage generator & multiplexer).

![](_page_23_Picture_12.jpeg)

![](_page_23_Picture_16.jpeg)

Total  $\approx$  3.2 W

![](_page_24_Figure_0.jpeg)

#### Longer staves

![](_page_25_Picture_1.jpeg)

- To optimise the utilisation of readout links and minimise the material needed for SP chains, lengths of 4 EIC-LAS are optimal.
- This may lead to needing some overlap of RSUs to get to the best stave lengths (even if RSUs per EIC-LAS are reduced).

Layer 4 (EIC-LAS w. 5\*RSU)

![](_page_25_Figure_5.jpeg)

### Serial powering: sensor biasing

![](_page_26_Picture_1.jpeg)

- The voltage across the chain is nV, where V is the voltage on a module.
- Each module sits at a different ground potential.
- A group of sensors can be powered in parallel, i.e. sharing the same bias line + return, if the difference between operational voltage and breakdown voltage is larger than the total voltage drop in the chain.
- This is the case for planar sensors in hybrids pixel detectors biased to 100s of volts.
- This is not the case for MAPS detectors where the sensor is biased to only a few volts. Therefore, 2 options are available:
  - Direct powering of each sensor, required one floating supply channel per MAPS<sup>®</sup> sensor.
  - Generate the sensor bias from the low voltage.

![](_page_26_Picture_9.jpeg)

#### Shunt-LDO regulators in parallel

- The Shunt-LDO has an ohmic I-V characteristics → safe operation of Shunt-LDO regulators connected in parallel.
  - Even for different values of R<sub>in</sub>, i.e. different R3
- More robust design against process variation and mismatch.
- Differences in the value of R3 lead to different shunt current values but do not destroy the regulator.
- Shunt-LDO regulators can be placed in parallel even if they generate different output voltages: the difference between their output voltages is compensated by the V<sub>dropout</sub> across the pass transistor of the LDO regulator, M1.
- Finally, should one of the parallelly placed regulators fail, the extra current can be shunted by the other regulators.

![](_page_27_Picture_7.jpeg)

15 February 2024

 $R_{in} \approx \frac{V_{in}}{I_{in}} \approx \frac{R3}{k}$ 

 $]R_{s1}$   $R_{s2}$ 

 $V_{OUT1} > V_{OUT2}$ 

 $V_{S1} < V_{S2}$ 

 $V_{OUT1} + V_{S1} = V_{OUT2} + V_{S2}$ 

 $]R_{L1}$ 

V<sub>OUT1</sub>

supply

 $R_{L2}$ 

supply

#### Shunt-LDO regulators in parallel

![](_page_28_Picture_1.jpeg)

k : 1

Parallel connection means that  $I_{in}$  and  $I_{out}$  are in parallel, • not V<sub>out</sub>.

![](_page_28_Figure_3.jpeg)

#### S-LDO Literature

![](_page_29_Picture_1.jpeg)

ATLAS SP Proof of concept and Shunt-LDO in 180 nm

- L. Gonella, PhD thesis, <u>https://cds.cern.ch/record/1633150?ln=en</u>.
- L. Gonella, D. Arutinov, M. Barbero et al. 'A serial powering scheme for the ATLAS pixel detector at sLHC'. In: JINST 5 (2010), p. C12002. doi: 10.1088/1748-0221/5/ 12/C12002.
- M. Karagounis, D. Arutinov, M. Barbero et al. 'An Integrated Shunt-LDO Regulator for Serial Powered Systems'. In: Proc. of the European Solid-State Device Conference, ESSCIRC 2009 (2009), pp. 276–279. doi: 0.1109/ESSCIRC.2009.5325974.
- L. Gonella, M. Barbero, F. Huegging et al. 'The shunt-LDO regulator to power the upgraded ATLAS pixel detector'. In: JINST 7 (2012), p. C01034. doi: 10.1088/1748-0221/7/01/C01034.
- L. Gonella et al. 'Performance evaluation of a serially powered pixel detector prototype for the HL-LHC'. In: JINST 12.03 (2017), P03004. DOI: 10.1088/1748-0221/12/03/P03004.
- V. Filimonov et al. 'A serial powering pixel stave prototype for the ATLAS ITk upgrade'. In: JINST 12.03 (2017), p. C03045. DOI: 10.1088/1748-0221/12/03/C03045.

![](_page_29_Picture_9.jpeg)

#### S-LDO Literature

![](_page_30_Picture_1.jpeg)

Shunt-LDO in 65 nm

- M. Karagounis, Shunt-LDO RD53B features, talk, 2020 <u>https://indico.cern.ch/event/879686/contributions/3706455/attachment</u> <u>s/1975390/3287622/SLDO\_RD53B\_Features.pdf</u>.
- M. Karagounis, Evolution of the SLDO Regulator, talk, 2022, (ask Laura Gonella for the slides).
- F. Winkler, Verification of Shunt-LDO, Master Thesis, 2019 <u>https://d-nb.info/1237320216/34</u>.
- J. Kampkötter et al. 'Stabilization and Protection of the Shunt-LDO regulator for the HL-LHC pixel detector upgrades', PoS (TWEPP2019) 067.

![](_page_30_Picture_7.jpeg)