



MDAC Implementation

- MDAC maps $(1/8)*FS$ at the input $\rightarrow (1/2)*FS$ at the back-end ADC
- Input S/H cap = 4 pF diff. = $32 \mu V_{rms} \text{ kT/C noise}$. Compare against $V_{LSB} = 2 V_{pp,diff} / 2^{15} = 61 \mu V_{pp,diff}$
- Residue gain of $2^2 = 4 \text{ V/V}$ (instead of 2^3) provides 1-b of inter-stage redundancy




Input S/H capacitors are sized for noise considerations to meet ≥ 14 bit dynamic range specification. Thermometer encoding guarantees monotonicity.

MDAC: Sub-ADC



MDAC: Residue OTA



Two-Stage Gain-Boosted Telescopic Miller-Compensated OTA

Gain (open-loop)	90 dB
Bandwidth (unity-gain)	300 MHz
Power	24mW




OTA for Residue Amplifier




- Operational Transconductance Amplifier (1.2V)
 - Gain boosted two-stage Miller-compensated topology
 - Using mostly LVT devices \rightarrow smaller V_{GS}
 - Large output swing, centered around $V_{DD}/2$
 - Input Common-mode at $V_{DD}/2$
- Open-loop DC gain $> 90\text{dB}$
 - Guarantees no amplifier errors when in 4x configuration with $\frac{1}{4}$ feedback factor \rightarrow loop gain still 86dB
 - $L = 2$ or $4 \times L_{\min} \rightarrow$ larger DC Gain
 - Gain-boosting in first stage
- Differential Mode BW
 - Sel1x=0 for MDAC \rightarrow UGB $\geq 300\text{MHz}$
- CMFB
 - Local CMFB first stage \rightarrow controls current second stage
 - 50dB CMFB amplifier for second stage, compensated with 3.5pF (sel4x=1)



MDAC: Reference Buffers



Bias circuits not shown



Two-Stage Folded Cascode Miller-Compensated OTA in Unity-Gain Negative Feedback

Power (per buffer)	7.8 mW
Gain (open-loop)	40 dB
Bandwidth (unity-gain)	170 MHz
Time to settle to 14-bit precision (for 8pF load)	9.7 ns