Unconventional computing approaches using time, stochasticity, and physics



Encoding schemes map physical state to data types



Matthew W. Daniels Alternative Computing Group Physical Measurement Laboratory Unconventional computing approaches using time, stochasticity, and physics



New devices integrated BEOL : CMOS+X



Matthew W. Daniels Alternative Computing Group Physical Measurement Laboratory

## Collaborators

# **PHYSICAL MEASUREMENT** LABORATORY



### **THE GEORGE** WASHINGTON UNIVERSITY

WASHINGTON, DC







Brian Hoskins





Mark Stiles







Jabez McClelland



Sidra Gibeault Advait Madhavan



Liam Pocher

Temitayo Adeyeye



Gina Adam



**Osama Yousuf** 





Patrick Braganca **Philippe Talatchian** 



Martin Lueker-Boden

Lucile Soumah

# Part I: Temporal Computing

Computing with the arrival times of rising edges

## Logic gates have natural temporal interpretations.

### Let a wire that switched from low to high voltage at time t <u>encode</u> the value t.

Circuit primitive	Temporal operation
logical AND	max
logical OR	min
RC circuit delay	+ <i>RC</i>



### Max-plus (tropical) semiring:

 $a \bigoplus b \coloneqq max(a, b)$  $a \bigotimes b \coloneqq a + b$ 

✓ Associativity
✓ Commutativity
✓ Distributivity

✓ Additive identity
✓ Multiplicative identity
X Additive inverses
✓ Multiplicative inverses



DNA sequence alignment chip (2017):

Madhavan et al., 2017 IEEE Custom Integrated Circuits Conference (CICC), 1-4. IEEE.

**Theory of temporal state machines (2021):** Madhavan, Daniels, Stiles, ACM Journal on Emerging Technologies in Computing Systems (JETC), 17 (3), 1-27.

### Certain problems can be solved by "races" in graphs.

Early work on race logic showed that problems with optimal substructure (i.e. dynamic programming problems) map neatly into temporal computing.





Madhavan et al., 2017 IEEE Custom Integrated Circuits Conference (CICC), 1-4. IEEE.

### Certain problems can be solved by "races" in graphs.





Madhavan et al., 2017 IEEE Custom Integrated Circuits Conference (CICC), 1-4. IEEE.

### How can we generalize this?

- Building graph problems directly into CMOS can be difficult for non-planar graphs
- We don't want to hardcode every single problem into an ASIC.
- We would like to be free of certain physical constraints.

### Physics restricts what a single temporal "race" can compute.

**Restrictions on pure race logic:** 

- <u>Causality</u>: if the output of a function depends on one of the inputs, then the output's time must be later than that input's time
- <u>Time-translational invariance</u>: the function must behave the same regardless of when it's used

$$f(t_1 + \delta, \dots, t_n + \delta) = f(t_1, \dots, t_n) + \delta$$

$$f(\delta \otimes t_1, \dots, \delta \otimes t_n) = \delta \otimes f(t_1, \dots, t_n)$$

### You can't even add temporal signals together!

• <u>Time-translational invariance</u>: the function must behave the same regardless of when it's used

$$f(t_1 + \delta, \dots, t_n + \delta) = f(t_1, \dots, t_n) + \delta$$

• For example, cannot compute

$$f(t_1, t_2) = t_1 + t_2.$$

### We can recover addition and other ops via state machines.

# How can we break invariance?

- Mathematically, by designating a privileged point in time (e.g. the temporal origin)
- 2. Physically, by introducing a changeable, hidden state



## Memrisitve devices can save times as resistances.

# Crosspoint

- Two-terminal metal / oxide / metal structure
- Filamentary switching (physics not yet fully understood!)



### Filament shape is <u>retained</u> in absence of applied voltage

## A single cell can be used to read and write temporal signals from memristor devices.



Read mode



# A naturally parallel operation emerges from a crossbar memory of such delay elements.

Tiling this cell gives rise to a natural *temporal analog of vector-matrix multiplication*.

This "tropical" min-plus version of linear algebra naturally expresses *graph traversal*.



# Tropical matrix multiplication builds the minimal spanning tree in a graph.



$\sim$	00	1	$\infty$
2	$\infty$	$\infty$	$\infty$
$\infty$	2	$\infty$	$\infty$
$\infty$	4	1	00



	ALCORITHM 3: Desudorade	for Temporal Diikstra's Algorithm		
Input: graph G source node s				
(/ Variable initializations				
	$d := 0_s;$ // distances	to unvisited nodes (tropical one-hot labels source)		
	<i>v</i> := ∞;	<pre>// visited nodes (tropical zero vector)</pre>		
	$P := \infty;$	<pre>// parent matrix (tropical zero matrix)</pre>		
	A := adjacency-matrix(G);	<pre>// adjacency matrix of the graph</pre>		
	while $\left(\bigoplus_{j} d_{j} < \infty\right)$ do			
	$\vec{n} := \operatorname{argmin}(\vec{d});$	// choose node to visit		
	<pre>// Examine neighbors</pre>			
Highly parallel edge traversal	$\vec{e} := \hat{A} \otimes \vec{n};$	<pre>// VMM examine neighbors of current node</pre>		
	$\vec{f} := \vec{d} \dashv \vec{e};$	<pre>// keep only newly found shortest paths</pre>		
	<pre>// Update records for the next iteration</pre>			
	$\vec{v} := \vec{v} \oplus \vec{n};$	<pre>// record the current node as visited</pre>		
	$\vec{d'} := \vec{d} \oplus \vec{f};$	<pre>// construct new record of shortest paths</pre>		
	$\vec{d} :\cong \vec{v} \dashv \vec{d'};$	<pre>// update global unvisited distance vector</pre>		
	// Parent vector update process			
	$\vec{f}^* :\cong \text{binarize}(\vec{f});$	<pre>// vector indices of found nodes</pre>		
	$\hat{P} := \vec{f}^* \dashv \hat{P};$ // delet	te row data of previously recorded parents for found		
	nodes			
	$\vec{P}_{\vec{n}} := \vec{f};$ // recor	d in column $ec{n}$ distances $ec{f}$ from $ec{n}$ to the found nodes		
end				
${f return}\hat{P};$ // adjacency matrix of the minimal spanning (from $s$ ) subgraph of				

# Edge traversal is almost as good as a temporal ASIC, and much better than non-temporal ASICs.



Madhavan, Daniels, and Stiles, ACM J. Emerg. Tech. in Comp. Sys. 17, 3 (2021)

## II: Stochastic Computation

Computing using randomness

## MTJs bridge magnetism and electronics.



## We use MTJs (and memristors) as weights in hardware neural networks.

Digital



Integrated MTJ crossbar neural network experiment: Borders, Madhavan, Daniels, et al., arXiv:2312.06446, Phys. Rev. Appl. (accepted; in press, 2024)

Figure above (from first experiment using Daffodil): Yousuf et al., arXiv:2404.15621 (2024)

民族

DACs

DACs

FMC

Connector

#### *contact*: nanotechnologyxccelerator@nist.gov

20,000 ReRAM **Device Chip CPGA Slot** 

and the second second second

Power Indicators

# Grown differently, MTJs can be used to generate high-quality random bits.



Talatchian, Daniels, et al., Phys. Rev. B 104 (5), 054427, 2021

# Simple logic gates get new interpretations in every new encoding—AND/OR gates make a neuron.





AND gate (multiply)

OR gate (nonlinear add)

Example

+1010001110 (0.5)

= 1011011110 (0.7)

1001010100 (0.4)

Example				
1001010100	(0.4)			
<u>x 1010001110</u>	(0.5)			
= 100000100	(0.2)			

 $p_{AND} = p_a p_b$ 

 $p_{\rm OR} = p_a + p_b - p_a p_b$ 

# Energy efficiency gains arise when you get high quality randomness for free.



- 2–8x better energy efficiency than contemporary stochastic computing networks on same task, same technology node
- Accuracy lower than state-of-theart, could be worse – more algorithmic work needed.

# Ising models are physics models that map to combinatorial optimization problems.





# In fact, Ising models are equivalent to many problems of interest.

### frontiers in PHYSICS





### Ising formulations of many NP problems

#### Andrew Lucas \*

Lyman Laboratory of Physics, Department of Physics, Harvard University, Cambridge, MA, USA

#### Edited by:

Jacob Biamonte, ISI Foundation, Italy

#### Reviewed by:

Mauro Faccin, ISI Foundation, Italy Ryan Babbush, Harvard University, USA Bryan A. O'Gorman, NASA, USA We provide Ising formulations for many NP-complete and NP-hard problems, including all of Karp's 21 NP-complete problems. This collects and extends mappings to the Ising model from partitioning, covering, and satisfiability. In each case, the required number of spins is at most cubic in the size of the problem. This work may be useful in designing adiabatic quantum optimization algorithms.

#### Keywords: spin glasses, complexity theory, adiabatic quantum computation, NP, algorithms

## You can implement an Ising spin using an MTJ.



Kaiser, Borders, Camsari, Fukami, Ohno, and Datta, Phys. Rev. Applied **17**, 014016 (2022).

# Our experiment shows direct analog coupling of these Ising spins, and can scale via crossbars.



Gibeault, Adeyeye, Pocher, Lathrop, Daniels, Stiles, McClelland, Borders, Ryan, Talatchian, Ebels, Madhavan, Phys. Rev. Applied 21, 034064 (2024).

# Increasing the gain corresponds to lowering the model's effective temperature.



Gibeault, Adeyeye, Pocher, Lathrop, Daniels, Stiles, McClelland, Borders, Ryan, Talatchian, Ebels, Madhavan, Phys. Rev. Applied 21, 034064 (2024).

# Increasing the gain corresponds to lowering the model's effective temperature.



Gibeault, Adeyeye, Pocher, Lathrop, Daniels, Stiles, McClelland, Borders, Ryan, Talatchian, Ebels, Madhavan, Phys. Rev. Applied 21, 034064 (2024).

- CMOS+X:
- Adding new devices with novel functionality can influence how you think about the whole stack.
  Temporal computing:
- Natural, efficient graph computation
- Future: log-domain analog neural networks
- Stochastic computing:
- Fast, high-quality random bits  $\implies$  new architectures
- Ising machines for combinatorial optimization
- Future: stochastic training of low-precision neural networks







Matthew W. Daniels matthew.daniels@nist.gov