


# Er1 High Speed test-chip testing

Initial tests on all 3 modules of the er1 High speed test chip.

# Introduction

- 3 independent sub-blocks
- Phase locked loop with voltage controlled oscillator.
  - Direct clock output
  - PRBS output
- I<sup>2</sup>C module
  - Rad-hard I<sup>2</sup>C block test.
  - 3 off I<sup>2</sup>C registers.
- Continuous Time Linear Equaliser.
  - Input frequency response boosts signals around Nyquist frequency to compensate for transmission path loss.
  - Regenerates CML output.




# Test setup

DUT on test board with level translators.  
Coupling capacitor and termination resistors for differential signals

Xilinx KCU105 dev board.

Can supply Multi Gigabit test patterns via SMA cables


Drives digital control signals and I<sup>2</sup>C buses via FMC connector



SMA connections for high speed Current Mode Logic (CML) inputs and outputs to CTLE

LMK61E2 programmable clock chip evaluation board supplies clock to PLL

SMA connections for CML outputs from PLL and PRBS



# I<sup>2</sup>C



- DUT contains a test instance of a soft I<sup>2</sup>C macro.
  - This test instance is configured with 3 registers
  - Writeable (inbound) registers are triplicated with majority voting.
  - 2 of the 3 register addresses allow write and read-back of stored data
  - 3<sup>rd</sup> register accessible via breakout shift register – not tested yet.
- Xilinx Microblaze soft core processor system on the KCU105 including an I<sup>2</sup>C interface.
  - KCU105 design supplies reset and a clock for the DUT.
  - Test program running on Microblaze performs write/read tests
- **Tests Pass OK.**

# PLL and PRBS Tests

- PLL has 2 operating modes
  - Output frequency = 8 x input frequency      800 MHz- 2 GHz
  - Output frequency = 64 x input frequency      5.5 GHz – 7 GHz
- Test setup
  - Microblaze processor system on the KCU105 with GPIO interface.
    - Allows control of mode and reset pins of DUT.
  - PLL input clock is supplied from LMK61E2 evaluation board.
  - CML output signals AC coupled into Tektronix 'scope
  - Python program on PC controls PLL resets, input frequency, PSU voltage and quantifies output using the 'scope measurements.




# PLL Tests 100 MHz in 800 MHz Out



- 800 MHz output, full 400 mV amplitude
- Clean eye diagram and bathtub.


# Enabling the PRBS.




- Viewing Clock output with PRBS enabled.
- Eye diagram jitter is much worse.
- Bathtub narrows.
- Conclude that there is interference (possibly via VDD/GND) from the PRBS to PLL.
- No more test with PRBS enabled.

# Automated Frequency Scans, Low speed mode

Output Frequency and Jitter



Output Amplitude




- Output frequency behaves correctly only from 100 to 170 MHz input frequency
- Above this, output jumps to 2.1 GHz and output amplitude drops to  $\approx 0.3$  V




# Frequency Scans, Low speed mode, VDD=1.3 V

Output Frequency and Jitter




Output Amplitude




- Note increased output amplitude at VDD=1.3V
- At VDD=1.3V the output frequency behave correctly only from 150 to 240 MHz input frequency

# Automated Frequency Scans, High speed mode

## Output Frequency and Jitter




## Output Amplitude



- Output frequency behaves correctly over wide range, but stops slightly short of 7GHz maximum.
- Output amplitude is very attenuated at this frequency, 40 mV @ 6.5 GHz = 13 Gbits/s, 140 mV @ 5.1 GHz = 10.2 Gbits/s


# PLL Summary

Output Amplitude as function of output frequency  
(VDD=1.3V)



— CH1, Low Speed — Ch3, Low Speed — CH1 High speed — Ch3 High Speed

Output Frequency varying VDD



— Freq, VDD=1.2V, RstLow — Freq, VDD=1.3V, RstLow — Freq, VDD=1.4V, RstLow


- The output amplitude decreases rapidly with increasing output frequency.
- The PLL upper frequency range can be increased slightly by increasing VDD to 1.3V.
- PLL will lock at much lower frequencies than target specification.

# CTLE Tests


- KCU105 is programmed with Xilinx Integrated Bit Error Ratio Tests (IBERT) IP.
  - Typically IBERT tests a signal looped out of the FPGA and back into the FPGA.
  - FPGA outputs can supply signals without looping back to FPGA inputs, viewing signal on a 33 GHz bandwidth Tektronix MSO73304DX 'scope.
  - Output pattern can be 7 bit, 9 bit... 31 bit PRBS.
    - Fully tests Multi Gigabit links.
    - 'scope can reconstruct and measure the eye diagram.
  - Output pattern can be a fast clock (alternate 10101010)
    - Can be characterised using standard scope measurements.
- Firmware built for 2, 4, 5, 6, 8, and 10 Gbits/s.

# 2 GBits/s, VDD=1.2V

KCU105 direct to 'scope (72 inch cables)



KCU105 to DUT to 'scope (72 inch cables)




- The oscilloscope constructs the eye diagram.
- Note that the signal from the DUT has somewhat slower edges.




# 4 GBits/s, VDD=1.2V

KCU105 direct to 'scope (72 inch cables)




KCU105 to DUT to 'scope (72 inch cables)




- The signals from the DUT now clearly slower edges.
- The eye has started to close due to different preceding bits

# 5 GBits/s, VDD=1.2V

KCU105 direct to 'scope (72 inch cables)




KCU105 to DUT to 'scope (72 inch cables)




- The eye directly from the KCU105 remains open.
- The 'scope cannot reconstruct the eye from the DUT.

# 5 GBits/s, VDD=1.2V

KCU105 direct to 'scope (72 inch cables)





KCU105 to DUT to 'scope (72 inch cables)




- The 'scope cannot reconstruct the eye from the DUT - but the KCU105 could.
- Note how lone 1's only just cross the midpoint.

# Fast clock pattern, 4 Gbits/s, 2 GHz




Jitter, Noise and Eye Diagram Analysis Tools

Description	Mean	Std Dev
TIE1, Math1	6.6630fs	900.86fs
Height1, Math1	669.04mV	2.8071mV
TJ@BER1, Math1	9.3252ps	1.0380ps
RJ-561, Math1	492.01fs	40.766fs
DJ-561, Math1	2.4031ps	713.05fs
Width@BER1, Math1	490.68ps	1.0380ps



Jitter, Noise and Eye Diagram Analysis Tools


Description	Mean	Std Dev
TIE1, Math1	587.42as	1.7
Height1, Math1	379.23mV	2.4
TJ@BER1, Math1	22.652ps	2.0
RJ-561, Math1	1.3913ps	11
DJ-561, Math1	3.0774ps	61
Width@BER1, Math1	477.35ps	2.0



- Signal from DUT nearly sinusoidal and lower amplitude.
- Can be characterised by conventional scope measurements.


# Varying $I_{BIAS}$ operating point

Ch1 Amplitude @ VDD=1.2V, varying I<sub>bias</sub>



— CH1 Ampl: VDD=1.2 V, I<sub>bias</sub>=100 uA — CH1 Ampl: VDD=1.2 V, I<sub>bias</sub>=100 uA  
— CH1 Ampl: VDD=1.2 V, I<sub>bias</sub>=200 uA — CH1 Ampl: VDD=1.2 V, I<sub>bias</sub>=246 uA  
— CH1 Ampl: VDD=1.2 V, I<sub>bias</sub>=300 uA — CH1 Ampl: VDD=1.2 V, I<sub>bias</sub>=400 uA  
— CH1 Ampl: VDD=1.2 V, I<sub>bias</sub>=500 uA

Ch3 Amplitude @ VDD=1.2V, varying I<sub>bias</sub>




— CH1 Ampl: VDD=1.2 V, I<sub>bias</sub>=100 uA — CH1 Ampl: VDD=1.2 V, I<sub>bias</sub>=100 uA  
— CH1 Ampl: VDD=1.2 V, I<sub>bias</sub>=200 uA — CH1 Ampl: VDD=1.2 V, I<sub>bias</sub>=246 uA  
— CH1 Ampl: VDD=1.2 V, I<sub>bias</sub>=300 uA — CH1 Ampl: VDD=1.2 V, I<sub>bias</sub>=400 uA  
— CH1 Ampl: VDD=1.2 V, I<sub>bias</sub>=500 uA

- Increasing  $I_{BIAS}$  slightly increases amplitude.,
- But does not increase bandwidth.




# Varying VDD operating point

Amplitude CH1, Ibias CML=200 uA, various VDD



Amplitude CH3, Ibias CML=200 uA, various VDD




— CH1 Ampl, 1.2 V — CH1 Ampl, 1.3 V — CH1 Ampl, 1.4 V — CH1 Ampl, 1.5 V

— CH3 Ampl, 1.2 V — CH3 Ampl, 1.3 V — CH3 Ampl, 1.4 V — CH3 Ampl, 1.5 V

- Increasing VDD significantly increases amplitude,


# Varying VDD, Normalising by 2 Gbits/s value

Normalised amplitude CH1, Ibias CML=200 uA, various VDD



— CH1 Ampl, 1.2 V — CH1 Ampl, 1.3 V — CH1 Ampl, 1.4 V — CH1 Ampl, 1.5 V

Normalised amplitude CH3, Ibias CML=200 uA, various VDD




— CH1 Ampl, 1.2 V — CH1 Ampl, 1.3 V — CH1 Ampl, 1.4 V — CH1 Ampl, 1.5 V

- Increasing VDD somewhat increases bandwidth


# Comparison with bare PCB with direct wire bonds

Amplitude on CH1 (p), Fast Clk tests



**72"+24" cable, term 0.6V:CH1 Ampl**    72"+24" cable+base PCB CTLE:CH1 Ampl  
 72"+24" cable, CTLE Reversed:CH1 Ampl    72"+24" cable, PLL to PBRS:CH1 Ampl  
 - - - - - ASCII:CH1 Ampl, 1.2 V    - - - - - ASCII:CH1 Ampl, 1.5 V

Amplitude on CH3 (n), Fast Clk Tests




**72"+24" cable, term 0.6V:CH3 Ampl**    72"+24" cable+base PCB CTLE:CH3 Ampl  
 72"+24" cable, CTLE Reversed:CH3 Ampl    72"+24" cable, PLL to PBRS:CH3 Ampl  
 - - - - - ASIC:CH3 Ampl, 1.2 V    - - - - - ASIC:CH3 Ampl, 1.5 V



- Bold curve is direct from KCU105,
- Dotted are using the DUT.

# PCB Loss



- For most signals total path in and out gives 80% transmission, estimate 90 % transmission on each leg.
- For CTLE P side loss is worse. Not understood.

**Questions?**