eRD109 COTS Waveform Readout FEB – update Apr. 4 2024

Slide 2 details added after meeting

G. Visser, Indiana University



Progress 3/7 – 4/4

- Tested "dynamic range compressor" works although some difficulties with faster pulses (not unexpected). Shelved for now, better avoid the circuit complexity. It seems not needed (14 bit linear range is enough).
- Started on revision of SiPM bias circuits from STAR FCS for fwd ECAL application
 - SiPM bias plans presented in more detail 3/14 Electronics & DAQ meeting
- Further DC/DC converter testing (LTC7151 with dual solenoid inductor), 15 A.
 Measured >80 % efficiency at up to 20 V in (1.2 V out).
 - Not for baseline FEB (on-board 1.5 A DC/DC) but it's a possible alternative plan with a separate power board, and perhaps useful for other ePIC applications
- 98% completed fwd ECAL SiPM board design (see next slide)
- A little further progress on FEB PCB design
- Working to demonstrate shorter shaped pulse (73 ns) to reduce dark counts and fluctuations in pulse while maintaining resolution in integral by summation



Compressed output w/ full scale triangular input pulse



LTC7151 air-core 1.2 V 15 A test

Fwd ECAL SiPM Board aka "Adapter"

Connector: JAE # AX01R030VABB mating on FEB # AX01F030VABB

- 4 towers, 2×2 of 6×6 mm² SiPM's each Hamamatsu # S14160-6015PS
- frontend in groups of 2 SiPM's for faster pulse (for DCR mitigation)
- serial number IC AD/Dallas # DS2411R
- thermistor (as in FCS) -Vishay # NTCS0603E3103FHT
- LED pulser (similar to FCS) LED: Bivar # SM0603UV-400, same as in sPHENIX
- gluing alignment holes
 - also serve as broken board removal handle holes

There's some fab documentation details to do, then RFQ & get prototypes built



eRD109 status/plans

- Specifications/requirements documented
 - (Still) seems like close to finalizing rate requirements, good enough
- FEB-detector integration: basically all finalized at this point
- Key parts procured: ADC, FPGA, DC/DC, preamp
 - Including more FPGA dedicated to bwd ECAL application
- Learning PolarFire FPGA details; *need to pick this up again...*
- SiPM board design completed
- Lightguide improvements (→ Required for FEB mechanical, and possible light yield improvements are of the greatest importance for readout – min signal size challenge!)
- LTC3600 DC/DC circuits with air-core inductor low noise proto needed
- SiPM frontend prototyped / improved from STAR FCS → real FEB layout in progress
- Working to define FEB-RDO interface
 - Expect to make simple FMC board to interface to ppRDO (Tonko)
- Next steps / in-progress
 - Two channel signal path prototype to fit to PolarFire eval board
 - Build SiPM board prototypes
 - FEB Main Board layout & produce prototypes
 - Considerations for application to bwd ECAL
- Other to-do:
 - Radiation testing



PolarFire Eval Board – nice/simple/\$200

I've deviated somewhat from the sequence of milestones in contract. Trying to do always what is best to push forward the design.

So far have not really tackled comparisons to HGCROC nor waveform ASIC possibilities. These will be done, but I think the first emphasis has to be on design.

On the other hand, have put early effort into possible application to bwd ECAL.

backup slides

Block diagram

COTS ADC + FPGA, or equiv. ASIC





2-block (32 tower) FEB



all cables and water tubing route basically only horizontally on detector



(slide from Rahul & Oleg)

fEMCal Integration



0

0