



EICROC Progress Report

D.Marchand, C. Munoz, L. Serin, B.-Y. Ky, A.-S. Torrento (IJCLab) P. Dinaucourt, F. Dulucq, C. de La Taille, N. Seguin,-Moreau, A. Verplancke (OMEGA) F. Bouyjou (CEA/Irfu/DEDIP)

 Objective: Development and characterization of an ASIC EICROC (32 x 32)

 able to read-out the new generation of pixelated (500 x 500 μm²) silicon sensors: AC-LGAD

 (Low-Gain Avalanche Diode) coupled AC

 for the Electron Ion Collider (EIC)

 1st intention: optimized for Far Forward detectors: the Roman Pots

Method: stepping up through succesive ASIC iterations to control performances fulfilling ePIC detector requirements

EICROCO prototype (16 channels; 4 x 4): under test

eRD109 - Progress Reports - Electronics & DAQ WG meeting - April 4th, 2024



EICROC Project: update (April 4th, 2024)

- Studies of Probe PA jitter: on-going (BNL, Hiroshima Univ., IJCLab)
- Scrutinizing Discriminator Efficiency (S-Curves): Threshold Scan (varying charge injected): on-going (OMEGA, BNL, IJCLab)
- Scrutinizing TDC and ADC data for all 16 channels: on-going (OMEGA, IJCLab)
- EICROC0 chips
 - Feb. 20th, 2024: 24 EICROC0 ASICs were delivered to BNL in view of hybridation (EICROC0+AC-LGAD)
- > 10 pieces Updated EICROC0 PCBs (test boards) and Related topics
 - Cabling performed at IJCLab: finalized March 6th, 2024
 [omitting crossing components to allow for the wire-bonding]
 - Wire-bonding of EICROC0 onto 2 PCBs achieved by IPHC (Strasbourg, France)
 - The 2 boards are being shipped to IJCLab \rightarrow 1 IJCLab, 1 OMEGA
 - We propose to first test this configuration (board operational)
 - * before wire-bonding an hybrid EICROC0+AC-LGAD
 - * before ordering 10 more PCBs
 - March 22nd: 3 PCBs were sent to BNL with associated crossing components
 - Still waiting AC-LGAD sensors (from BNL) to be transferred to CERN, to be given to IJCLab
- * [2 PCBs are intended to be sent later on to IPHC (Strasbourg, France) to wire-bond an EICROC0 + AC-LGAD] (Hybrid AC-LGAD provided by BNL)
- * [2 PCBs will wait for hybrids from BNL. They will be sent to IPHC (Strasbourg, France) for wire-bonding]

* Welcomed Mathieu Benoît (ORNL) at IJCLab on March 12th, 2024

EICROCO testing: ADC (charge) investigation



Setting and method:

- * Maximum charge injected into channel #0 [DAC pulser 63 \rightarrow 250 mV in 100 fF \rightarrow ~ 26 fC]
- * Charge ADC values are measured for all channels
- To measure the ADC pedestal, clock gating is deactivated to continuously measure the shaper output value and estimate the ADC pedestal



The strange shape of the pedestal indicates couplings at the charge pedestal level The shaper signal also observed on scope (analog probe): coupling is evident even in the analog part. A preliminary observation of these signals on the scope suggests that **the coupling is between the CMD pulse and the shaper output**. Further investigations underway

EICROCO testing: Cross-Talk investigation



Setting and method:

* Maximum charge injected into #0, #6 & 15 separately [DAC pulser $63 \rightarrow \sim 26 \text{ fC}$]

- The discriminator threshold is scanned across all channels to count the number of triggers generated by the internal signal (CMD pulse).

- Theoretically, when we scan the threshold without injecting a signal, the discriminator triggers on the noise present on the preamplifier DC level (the pedestal).

- If there is a coupling signal in nearby channels due to the signal injected into one channel, the pedestal of the nearby channel could shift.

In the figures, we plotted the **difference in the 50% trigger efficiency** when no signal is injected and when a signal is injected into only one channel





Max. charge injected in #15



The pedestal shifts of around 2 DACu that corresponds to 0.22 fC [~0.8%] (in agreement with previous measurements with Probe PA). This value is within the range of measurement error.

Low value indicates \rightarrow no coupling signal present in the trigger path. Should be evaluated with ADC

eRD109 Monthly Progress Report – April 4th, 2024

Pixel (3,2

xel (1,2

Line 2



Recurrent EICROC periodic meetings (every 2 weeks):

Hiroshima University, BNL, IJCLab, OMEGA, CEA/Irfu/DEDIP **Update Reports** Gathering 12 persons (in average) involved in EICROC0 characterization <u>https://indico.ijclab.in2p3.fr/category/538/</u>

- Perspectives for ramping up on EICROC0 testing:
 - Exploiting EICROC0 analogical Probe PA output signals & digital outputs:
 - * Laser test bench (at BNL) requires synchronisation capabilities,
 - * Beta source (IJCLab & BNL) requires triggerless acquisition



* Premature to take part to the DESY test beam next June to be certain to get successful results out of it (wire- & bump- bonded AC-LGAD & EICROC0 – Updated PCBs) Will consider future beam test scheduled within EIC collaboration





EICROCOA: including a low power ADC (study on-going) + improved testing capabilities

- ➢ EICROC1:
 - 4 x 32 (study on-going) to investigate floor planning
 - improved/additional testing capabilities

EICROC (0A & 1) and CALOROC ASICs will be submitted together for fabrication within an OMEGA Engineering run (fall 2024)

The EICROC project team



+ A. Tricoli's team 🕻



synergy with Japan (Univ. of Hiroshima)

IJCLab : + 1 year postdoctoral position (June 1st '24, Univ. Paris-Saclay/P2I)

eRD109 Monthly Progress Report

BACKUP



Requirements:

- pixel size 0.5 x 0.5 mm² (HGTD 1.3x1.3 mm²)
- low power consumption < 2 mW/channel
- low jitter ~ 20 ps
- low noise ~ 1 mV/channel
- sensitivity to low charge (2 fC)
- time resolution: 30 ps
- spatial resolution: 50 microns

Charge sharing studies

(simulation + β source w/ **ALTIROC1**_v2)

EICROC0 design:

- **TZ Pre Amplifiers** from ALTIROC (ATLAS/HGTD)
- 10 bit **TDC** from HGCROC (CMS, CEA/Irfu)
- 8 bit ADC for time-walk correction (AGH Krakow, adapted from HGCROC)



Compared to ALTIROC (ATLAS/HGTD), ToT TDC (non-linear behavior versus the deposited charge) replaced by an ADC



Status of EICROC0 Test Bench at UCLab



EICROC0 Test board



EICROC0 test bench operational at IJCLab since March '23

I²C communication (firmware + software developments)
 Data stream written/read
 EICROC0 DC levels
 Discri. threshold exploration
 EICROC0 charge injection system (0 to 25 fC)
 EICROC0 decoding (TDC, ADC) Firmware + software
 External trigger: signal directly injected into TDC

Additional EICROC0 test benches operational at: OMEGA (May '23), BNL (July. '23), CEA/Irfu (Sept. '23)



Interface board (Xilinx ZC 706)



EICROC0 TZ Pre Amplifier Probe output signals

Pixel / Channel Mapping	Column 0	Column 1	Column 2	Column 3
Line 0	Pixel (0 ,0)	Pixel (1 ,0)	Pixel (2 ,0)	Pixel (3 ,0)
	#00	#04	#08	#12
Line 1	Pixel (0 ,1)	Pixel (1 ,1)	Pixel (2 ,1)	Pixel (3 ,1)
	#01	#05	#09	#13
Line 2	Pixel (0 ,2)	Pixel (1, 2)	Pixel (2 ,2)	Pixel (3 ,2)
	#02	#06	#10	#14
Line 3	Pixel (0 ,3)	Pixel (1,3)	Pixel (2 ,3)	Pixel (3 ,3)
	#03	#07	#11	#15





PA output signals through SMA connector s (PCB back plane)

Feature of EICROC0 test board: Observation of 4 Probe PA channels simultaneously

> **1 Probe PA per column** *Ex.: #00, #04, #08, #12*