

VTRX+ for the dRICH RDO


P. Antonioli , D. Falchieri, G. Torromeo (INFN Bologna)
on behalf of the dRICH DSC

Final Design and Safety Review of the VTRX+ and IpGBT
Electronics Components for the EIC detector
11 June 2024

- optical transceiver engineered by CERN: rad hard, front-end link standard for HL-LHC (and beyond)
- all R&D and qualification done by CERN. Refer to CERN documentation
- dRICH group pointed out to the EIC project/DAQ group interest back to June 2023 and the need of early procurement (only production run at CERN is next year)

This presentation:

- references about VTRX+
- why VTRX+ for dRICH RDO (re-cap)
- interface: VTRX+ on dRICH RDO
- VTRX+ integration on dRICH
- procurement by INFN for RDO prototypes and pre-production // expertise



Main references for VTRX+

CERN main reference: <https://espace.cern.ch/project-Versatile-Link-Plus/SitePages/Home.aspx>

Versatile Link PLUS

Welcome to the Versatile Link PLUS project

The VL+ is a common project for HL-LHC experiments.

This web site is public. You can find the project description, presentations and publications in the shared documents area below.


Announcements

✓ Title Modified

There are no items to show in this view of the "Announcements" list.

Shared Documents

✓	Name	Modified	Modified By
	Presentations	... 13 April, 2017	Francois Vasey
	Publications	... 13 April, 2017	Francois Vasey
	Specifications	... 16 April, 2018	Francois Vasey
	Versatile Link PLUS Project V2.3	... 24 July, 2015	Francois Vasey




Links


✓	Edit	URL	Notes
		Versatile Link site	... Relevar
		LpGBT project site	...

and: <https://espace.cern.ch/project-versatile-link/public/default.aspx>

- [Versatile Link Plus Specifications](#)
- [VTRX+ Application Note](#)
- [VTRX+ Power Consumption](#)



VTRX+ fits dRICH requirements as opt. transceiver




(see previous presentation on RDO)

VTRX+ gives to the dRICH:

- space ($20 \times 10 \times 2.5 \text{ mm}^3$)
- radiation tolerance (up to 1 MGy!)
- enough bandwidth (10 Gbps)
- low power consumption (1 TX + 1 RX: 156 mW)




VTRX+: $20 \times 10 \times 2.5 \text{ mm}^3$

Commercial choice (just an example up to 14.025 Gb/s)



Example of commercial choice: $4.23 \times 1.62 \text{ cm}$!

Interface (1)




3D model from CERN used for CAD
footprint etc. from CERN in schematics/layout

Interface (2): VTRX+ connections on RDO




Pin #	Name	Description	Pin #	Name	Description
1	VCCR2V5	2.5V Power supply for TIA	2	n/c	
3	VCCR2V5	2.5V Power supply for TIA	4	RSSI	RSSI current output from TIA, to be pulled up via a resistor to VCCR2V5
5	GND	Ground	6	GND	Ground
7	RXN	Rx output	8	SDA	I2C data (to be pulled-up to VCCT1V2)
9	RXP	Rx output	10	SCL	I2C clock (to be terminated to VCCT1V2)
11	GND	Ground	12	GND	Ground
13	TX1N	Tx Ch.1 input	14	RSTN	Laser Driver Reset
15	TX1P	Tx Ch.1 input	16	DIS	Laser Driver Disable
17	GND	Ground	18	GND	Ground
19	TX2N	Tx Ch.2 input	20	n/c	
21	TX2P	Tx Ch.2 input	22	n/c	
23	GND	Ground	24	GND	Ground
25	TX3N	Tx Ch.3 input	26	n/c	
27	TX3P	Tx Ch.3 input	28	n/c	
29	GND	Ground	30	GND	Ground
31	TX4N	Tx Ch.4 input	32	TH1	10k Thermistor Terminal 1
33	TX4P	Tx Ch.4 input	34	TH2	10k Thermistor Terminal 2
35	GND	Ground	36	GND	Ground
37	VCCT2V5	2.5V Power supply for Laser Driver	38	VCCT1V2	1.2V Power supply for Laser Driver
39	VCCT2V5	2.5V Power supply for Laser Driver	40	VCCT1V2	1.2V Power supply for Laser Driver

HIROSE DF40HC(4.0)-40DS-0.4V connector to plug the VTRx+ on it



1	VCCR2V5_1
2	NC_1
3	VCCR2V5_2
4	RSSI
5	GND_2
6	GND_3
7	RXN
8	SDA
9	RXP
10	SCL
11	GND_4
12	GND_5
13	TX1N
14	RSTN
15	TX1P
16	DIS
17	GND_6
18	GND_7
19	TX2N
20	NC_2
21	TX2P
22	GND_8
23	GND_9
24	GND_10
25	TX3N
26	NC_3
27	TX3P
28	NC_4
29	GND_11
30	GND_12
31	TX4N
32	TH1
33	TX4P
34	TH2
35	GND_13
36	GND_14
37	VCCT2V5_1
38	VCCT1V2_1
39	VCCT2V5_2
40	VCCT1V2_2

Interface (3): VTRX+ connections to FPGA



from https://edms.cern.ch/ui/file/2391528/2/EDA-04075-V2-0_sch.pdf

- We use just one TX line, but possibility to connect all four
- I2C connected to Polarfire (1.2V bank)

- INFN-BO has already in hands 20 VTRX+ (for RDO prototypes in 2024/2025) (and a VLDB+ card from CERN)
- VTRX+ procurement for dRICH from the project via CD-3B → expected delivery end of 2026 fits dRICH RDO timeline
- for production, consistently with RDO procurement, **we need 1500 VTRX+**

Additional expertise/contact

good contacts with INFN-PD (CMS): they have realized a card (CMS OBTD-CARD) with one direct interface of the VTRX+ to the FPGA without IpGBT as per dRICH RDO application. [Reference to 2023 TWEPP presentation](#)

- if changes will happen to the RDO design, the interface with VTRX+ will not change
- any RDO changes can easily adapt to VTRX+ specifications (which are fixed) and described in slides 6, 7, 8 of this talk
- VTRX+ specifications are final
- VTRX+ for dRICH will be tested first at INFN-BO during RDO and PDU assembly

the VTRX+ pigtail length

- for prototypes // lab tests we ordered 40 cm length pigtail
- not yet modelled on the CAD cabling on the detector box:
- it is likely a short (few cm) pigtail, connecting to a connection bar

This study will be done by end of 2024 in time for CD-3B procurement



- the case for VTRX+ as selected optical transceiver for dRICH RDO has been set out
- the specifications (TX link up to 10 Gb/s, rad hard, small size, low power) match dRICH RDO requirements for its transc/opt. link
- **the number of VTRX+ to be ordered is 1500**
- the interface between the VTRX+ and the dRICH RDO (PCB, connections to FPGAs) are known, documented and being implemented in RDO prototypes
- VTRX+ specifications are final
- design changes to the current RDO prototype (if any) will be done maintaining VTRX+ interface