

Design Ideas for an Online Data Reduction System for the ePIC dRICH Detector

Alessandro Lonardo
INFN Roma, APE Lab
for the EIC_NET Roma1/2 team

alessandro.lonardo@roma1.infn.it

ePIC Streaming WG meeting
July 9, 2024

EPIC dRICH

Compact cost-effective solution for particle identification in the high-energy endcap at EIC

dRICH



BA, BO, CS, CT, FE,
GE, LNS, RM1,
RM2, SA, TO, TS

Jefferson Lab




NISER




.....

EPIC



EIC RICH Consortium



.....

Forward particle detection


Hadron ID in the extended 3-50 GeV/c interval

Support electron ID up to 15 GeV/c

Main challenges:

- Cover wide momentum range 3 - 50 GeV/c -> dual radiator
- Work in high (~ 1T) magnetic field -> SiPM
- Fit in a quite limited (for a gas RICH) space -> curved detector

Analysis of dRICH Output Bandwidth



dRICH DAQ parameters	
RDO boards	1248
ALCOR64 x RDO	4
dRICH channels (total)	319488
Number of DAM L1	27
Input link in DAM L1	47
Output links in DAM L1	1
Number of DAM L2	1
Input link to DAM L2	27
Link bandwidth [Gb/s] (assumes VTRX+)	10
Interaction tagger reduction factor	1
Interaction tagger latency [s]	2,00E-03
EIC parameters	
EIC Clock [MHz]	98,522
Orbit efficiency (takes into account gap)	0,92

Bandwidth analysis		Limit
Sensor rate per channel [kHz]	300,00	4.000,00
Rate post-shutter [kHz]	55,20	800,00
Throughput to serializer [Mb/s]	34,50	788,16
Throughput from ALCOR64 [Mb/s]	276,00	
Throughput from RDO [Gb/s]	1,08	10,00
Input at each DAM I [Gbps]	50,67	470,00
Buffering capacity at DAM I [MB]	12,97	
Throughput from DAM I to DAM II [Gbps]	50,67	10,00
Output to each DAM II [Gbps]	1.368,14	270,00

Sensors DCR: 3 - 300 kHz (increasing with radiation damage → with experiment lifetime).

Detector throughput: 14 - 1400 Gbps.

EIC beams bunch spacing: 10 ns → bunch crossing rate of 100 MHz.


For the low interaction cross-section → one interaction every ~ 200 bunches → interaction rate of 500 kHz

- Throughput Issue:**
1. Develop a dedicated sub-detector tagging relevant interactions.
 2. This proposal.

RDO and ePIC DAQ

P. Antonioli


<https://indico.bnl.gov/event/20457/contributions/80658/attachments/49752/85138/20230914-DAQ.pdf>



RDO and ePIC DAQ

P. Antonioli

<https://indico.bnl.gov/event/20457/contributions/80658/attachments/49752/85138/20230914-DAQ.pdf>



- PDU: 1248
- RDO: 1248
- FEB: 4992

Some Background Activities

- INFN APE Lab @ Roma1/2: design and development of 4 generations of parallel computing architectures (mainly) dedicated to LQCD (1986-2010)
<https://apegate.roma1.infn.it>
- Two recent research activities are relevant for this presentation:
 - FPGA-RICH: online ring counting system based on FPGA for the RICH detector of the NA62 experiment at CERN.
 - APEIRON: a framework offering hardware and software support for the execution of real-time dataflow applications on a system composed by interconnected FPGAs.

The NA62 Experiment at CERN SPS

- Measurement of the K^+ decay:

$$BR(K^+ \rightarrow \pi^+ \nu \bar{\nu})$$

- **Ultra-rare channel, SM prediction:**


$$BR_{SM} = (8.60 \pm 0.42) \times 10^{-11}$$

Run I NA62 measurement:

$$BR_{NA62} = (10.6^{+4.0}_{-3.4}|_{stat} \pm 0.9_{syst}) \times 10^{-11}$$

- **Fixed Target experiment:**


75 GeV secondary hadron beam
(6% kaons).



10 MHz event rate


Need highly selective filtering system

The NA62 Data Acquisition and Low Level Trigger




- Some detectors send raw data (***primitives***) to the FPGA-based level-0 trigger processor **L0TP**
- Primitives are generated from **TEL62 read out boards**
- L0TP **checks conditions (Masks)** to determine if an event should be selected and sent to L1
- Masks rely on the **physics information inside the primitives** (Energy, hit multiplicity, position, ...)

The NA62 Data Acquisition and Low Level Trigger




- Some detectors send raw data (*primitives*) to the FPGA-based level-0 trigger processor **L0TP**
- Primitives are generated from **TEL62 read out boards**
- L0TP **checks conditions (Masks)** to determine if an event should be selected and sent to L1
- Masks rely on the **physics information inside the primitives** (Energy, hit multiplicity, position, ...)


The NA62 Ring Imaging Cherenkov detector (RICH)



- During offline data analysis, it provides PID to distinguish between pions and muons from 15 to 35 GeV
- Uses the Cherenkov rings radius and track momentum
- **L0 primitives contain only number of HIT PMTs**




Smart Primitives: FPGA-RICH




FPGA-RICH: reconstruct the rings geometry online using an AI algorithm on FPGA, to generate a **refined primitive stream** for L0TP selection masks

Workflow for Neural Networks deployment on FPGA



Neural Network Model (actually one of them...)





- Encoding of the 1952 PMTs geometrical positions in the input layer.

LUT = 14%
Flip-Flop = 6%
DSP = 7%
BRAM = 3%
on Versal VCK190


Neural Network Sensitivity

3.5 M test events




NN git: <https://baltig.infn.it/ape-lab/fpgarich>

ROC Curve, Throughput & Latency





NN: avg Throughput \approx 21 MHz Latency = 160 ns at 300 MHz clock

Integration of the FPGA-RICH Pipeline




Integration of the FPGA-RICH Pipeline





APEIRON: an overview

- **Goal:** develop a framework offering hardware and software support for the execution of real-time dataflow applications on a system composed by interconnected FPGAs .
 - Map the dataflow graph of the application on the distributed FPGA system and offers runtime support for the execution.
 - Allow users with no (or little) experience in hardware design tools, to develop their applications on such distributed FPGA-based platforms
 - Tasks are implemented in C++ using High Level Synthesis tools (Xilinx Vitis).
 - Lightweight C++ communication API
 - Non-blocking *send()*
 - Blocking *receive()*
 - **APEIRON is based on Xilinx Vitis High Level Synthesis framework and on INFN Communication IP (APE Router)**




APEIRON: INFN Communication IP

- INFN is developing the IPs implementing a **direct network** that allows **low-latency** data transfer between processing tasks deployed on the same FPGA (intra-node communication) and on different FPGAs (inter-node communication).




APEIRON: the Node




- **Host Interface IP:** Interface the FPGA logic with the host through the system bus.
 - Xilinx XDMA PCIe Gen3
- **Routing IP:** Routing of intra-node and inter-node messages between processing tasks on FPGA.
- **Network IP:** Network channels and Application-dependent I/O
 - APElink 40 Gbps
 - UDP/IP over 10 GbE
- **Processing Tasks:** user defined processing tasks (Xilinx Vitis HLS Kernels)

APEIRON: Communication Latency



Latency



Inter-node LATENCY (orange line) < 1us for packet sizes up to 1kB (source and destination buffers in BRAM)

Test modes

- Local-loop (red arrow)
- Local-trip (green arrows)
- Round-trip (blue arrows)

Test Configuration

- IP logic clock @ 200 MHz
- 4 intranode ports
- 2 internode ports
- 256-bit datapath width
- 4 lanes inter-node channels



dRICH Data Reduction Stage on FPGA

- Objective: design of a data reduction stage for the dRICH with a ~ 100 data bandwidth reduction in DAM-I level output to DAM-II level input.
- Make exclusive use of DAQ components (Felix DAMs)
 - Add few DAM units wrt the bare minimum needed to readout the 1248 RDO links to implement a distributed processing scheme.
 - Integration with the Interaction Tagger (or other detectors) to boost performance and enable other features.
- Online Signal/Background discrimination using ML
 - Collecting datasets using data available from simulation campaigns
 - Background:
 - e/p with beam pipe gas
 - Synchrotron radiation (MC only?)
 - Merged: signal + e/p with beam pipe gas background (full), few events
 - SiPM Noise
 - DCR modelled in the reconstruction stage
 - Spatial and time dependency of the rate?

dRICH Data Reduction Stage on FPGA




- Online Signal/Background discrimination using ML (continued)
 - Study of Inference Models
 - Restricting our study to inference models that can be deployed on FPGA with reasonable effort (using a High-Level Synthesis workflow)
 - MLP, CNN, GNN NN Models (HLS4ML)
 - BDT (Conifer)
 - Inference throughput (98.5 MHz) is the main concern.
 - HDL optimized implementation is an option.
 - Not necessarily ML-based.
- Deployment on multiple Felix DAMs directly interconnected with the APE communication IP.

dRICH Data Reduction Stage on FPGA: example deployment



- 42 links from RDOs
- 6 ports available for direct comm. between DAMs
- Distributed processing
 - Sub-sector level (DAM-I)
 - Detector level (DAM-II)
- In each sector, processed data routed by one DAM-I to DAM-II

dRICH Data Reduction Stage on FPGA: example deployment



Current status and outlook

- We have started collecting datasets and experimenting with inference models.
- Details of the final deployment will be affected by several factors
 - Final selection on the inference model(s): BDT, MLP, CNN, GNN, ...
 - Net amount of FPGA resources available (discounting the “standard” DAQ firmware) in DAMs.
 - Actual additional DAQ resources (DAMs, ...) dedicated to the data reduction system.
- Possible additional features
 - Provide services (statistics) for the online monitoring.
 - Having track seeds information from the Interaction Tagger could enable more sophisticated features
 - Particle counting
 - Particle identification
 - We have devised a method to tag reconstructed events with PIDs.