

Streaming Readout Workshop SRO-XII

CAEN solutions for SRO

Giovanni Cerretani

Introduction Two different approaches to the detector readout chain

- New physics experiments and medical imaging applications are using detectors with **higher density**, **lower cost per channel** and **faster signal outputs**. The most representative example is the transition from PMT to SiPM.
- Readout electronics must follow this transformation: CAEN has developed two complementary product lines to meet the increasing demands for channel count, scalability, and data throughput.
- **1. Waveform Digitizer**: full digital readout chain (Flash ADC + FPGA) with the possibility to develop and upload **user-defined algorithms** for the digital pulse processing. Maximum flexibility in customizing the hardware for a wide range of detectors and applications.
- **2. FERS**: all-in-one readout chain based of dedicated ASIC chips directly connected to the detectors. The system is composed of multiple distributed cards, all controlled and synchronized by a single data concentrator via an optical link, ensuring maximum scalability starting from low-cost single units.

Waveform Digitizer vs FERS (ASIC readout)

FERS

Q CAEN

Tools for Discovery

Digitizer 2.0 – Flavors

Tools for Discovery

Digitizer 2.0 – Triggered and Streaming Readout

Tools for Discovery

Digitizer 2.0 - architecture

Digitizer 2.0 – Why do we need UDP?

Notes:

(1) Drops to 250 MB/s with 3 boards and to 185 MB/s with 4 boards due to client CPU overload

(2) Scope firmware, record length of 1024 samples per channel (8192 ns on a VX2740)

(3) DPP firmware, reduced event format disabled (16 bytes per event)

CAEN @ Streaming Readout Workshop SRO-XII

Digitizer 2.0 - UDP readout implementation

Relatively easy to implement UDP in VHDL. Two main issues:

- 1. Data losses
	- Can be estimated by tagging each datagram with an incremental ID
- 2. Reassembly errors at high data rates
	- 1. UDP datagrams (size ≤ 65507) are fragmented in IPv4 $packets$ (size $\leq MTU$) that share the Identification field.
	- 2. Identification field rolls over in few seconds on 10 GbE maximum rate and 1500 MTU (see RFC 4963)
	- 3. In case of data losses, OS can reassemble a datagram using old fragments (reassembly timeout ~15 seconds)

Resolved by adding a 32-bit DJB2a checksum in the application layer on each datagram: reassembly error is detected as data loss.

No data loss imply no reassembly error: no risks if the DAQ is properly configured and tuned.

Digitizer 2.0 - UDP readout performance

CAEN hardware:

- VX2730
- Scope firmware

User hardware used for test:

- Intel® Ethernet Network Adapter X710
- Intel® Core i7 10700K
- Ubuntu 22.04 *(Windows 11 also supported)*

Using CAEN FELib, the transport layer is transparent to the user. **It is possible to estimate the amount of data losses.**

Since UDP sender has no feedback from the receiver, there are two parameters to control readout rate, inspired to iperf3 CLI:

- **UdpDatagramSize**, in range [0, 65504] bytes (cf. iperf3 --length/-1)
- **UdpBandwidth**, in range [50, 900] MB/s (cf. iperf3 --bandwidth/-b)

Open FPGA - SciCompiler

A graphical tool for FPGA programming

- Easy and quick development of Data Processing algorithms and advanced Trigger Logic
- Remote Customization Service for compilation and simulation with minimal local setup
- Includes a library of precompiled IPs designed for physics applications
- No VHDL or Verilog coding expertise required

CAEN @ Streaming Readout Workshop SRO-XII

FERS: all-in-one readout system based on FE ASICs

- Many research groups and spin-off companies develop **ASICs** for the readout of multi-detector systems in NP and HEP applications. Sometimes, they also develop the electronic boards housing the ASICs.
- The same ASICs may become interesting for other applications, but the electronics and the relevant software must be redesigned and adapted.
- **FERS** (Front End Readout System) aims to implement versatile modules facilitating the integration of ASICs, ensuring their adaptability across diverse applications through comprehensive hardware and software provision. **FERS can be used as a stand-alone evaluation board as well as a highly scalable solution.**

ſn

First born: A5202, 64 channel SiPM readout with Citiroc

CAEN @ Streaming Readout Workshop SRO-XII **FERS scalable architecture** 1979-2024 **DT5215 Data Concentrator: 1/10G Eth** • 1 TDlink => up to 16 FERS **USB 3.0 10/100M Eth** • 1 DT5215 = > 128 FERS = 8k/16k ch. **Global Time USB 2.0** \bullet \Box **Janus SW** 드그 **CAEN**
FEES-DYS200 ▭ **D** CARM **Culture** a a **Desktop Evaluation Setup: Low Cost, Plug & Play 3.125 Gb/s TDlink Custom Flange or Backplane Readout + Slow Control + Synchronization** $L899Z$ and **Easy ASIC integration on FERS**

0 **CAEN** Tools for Discovery

FERS – flavors and roadmap

FERS – Readout modes

When a trigger occurs, we have a two parallel data flow:

- ASIC processes the analog input and generates a peak sensing value for each channel. Each value is converted sequentially (multiplexed output) by an ADC.
- The 64 channel self-triggers (discriminator outputs) are used to generate the board bunch trigger that starts the A/D conversion, but can be used also for counting, time stamping and to determine the Time over Threshold (ToT) information.

FERS – Converting ToT to amplitude using CERN picoTDC

With a signal generator, we reproduce a real signal of a fast PMT with a current preamplifier.

The signal is then attenuated by a programmable attenuator to get the calibration curve.

CAEN

Tools for Discovery

FERS – Triggered vs Streaming Readout

Conclusions

WAVEFORM DIGITIZERS FERS and Waveform Digitizers: two alternative and complementary solutions

- General Purpose Instrument
- Specialized by FW and SW (high flexibility)
- Digital Pulse Processor
- High Data Throughput
- Large Memory Buffers (GB)
- Open FPGA for customization with Sci-Compiler
- DPP designed by CAEN: multi-parametric DAQ
- Need Front-End (Preamp)
- Rack-mount electronics

Tools for Discoverv

- Based on ASIC chips
- Specialized by HW (the ASIC makes the specs)
- Analog Pulse Processor
- Low Data Throughput
- Small Memory Buffers (kB)
- All-in-one readout chain (from detectors to PC)
- **Scalability**
- Low cost per channel
- Distributed electronics

Thank you!

Backup Slides

Adapters and Extensions

A5260: Remotization cable

Tools for Discovery

picoTech ProVision PET scanner

- 2x768 SiPM channels
- 2x6 A5203Bs (128 ch. TDC)
- 1 DT5215 Concentrator
- Precise timing and TOT measurement
- High throughput almost zero deadtime
- ToT cut for Dark Count and noise suppression

2 syringes filled with FDG radiotracer (activity ratio 3:1)

Silent Border

Cosmic Ray Tomograph for identification of hazardous and illegal goods hidden in Trucks and Sea Containers

- 221.184 Fibers + SiPMs
- 1 mux = 64 SiPMs = 4 FERS channels $(X+, X-, Y+, Y-)$
- 216 A5202 FERS units
- 3 DT5215 (Data Concentrator)

2024 IEEE NSS MIC - Tampa *Reproduction, transfer, distribution of part or all of the contents in this document in any form without prior written permission of CAEN S.p.A. is prohibited*

THE