

SRO chips at OMEGA

XII Streaming Readout Workshop Tokyo

3 dec 2024

Christophe de La Taille

Christophe de La Taill XII Streaming Readout Workshop Tokyo

Christophe de La Taille taille@in2p3.fr

- Experience with SRO at OMEGA
• CATIROC (2014) : JUNO SPMT readout (installed)
	- erience with SRO at OMEGA
• CATIROC (2014) : JUNO SPMT readout (installed)
• HARDROC3 (2014) : CALICE RPC digital calorimeter readout (prototyped) erience with SRO at OMEGA
• CATIROC (2014) : JUNO SPMT readout (installed)
• HARDROC3 (2014) : CALICE RPC digital calorimeter readout (prototyped)
• HKROC (2022) : PMT readout for HyperK (prototyped) erience with SRO at OMEGA
• CATIROC (2014) : JUNO SPMT readout (installed)
• HARDROC3 (2014) : CALICE RPC digital calorimeter readout (prototyped)
• HKROC (2022) : PMT readout for HyperK (prototyped)
• CALOROC (2025) : SiP • CATIROC (2014) : JUNO SPMT readout (installed)
• HARDROC3 (2014) : CALICE RPC digital calorimeter readout (prototy
• HKROC (2022) : PMT readout for HyperK (prototyped)
• CALOROC (2025) : SiPM readout for EIC (in design) • CATIROC (2014) : JUNO SPMT readout (installed)
• HARDROC3 (2014) : CALICE RPC digital calorimeter readout (prototype
• HKROC (2022) : PMT readout for HyperK (prototyped)
• CALOROC (2025) : SiPM readout for EIC (in design • HARDROC3 (2014) : CALICE RPC digital calorimeter readout (prototyped)
• HKROC (2022) : PMT readout for HyperK (prototyped)
• CALOROC (2025) : SiPM readout for EIC (in design)
• EICROC (2026) : AC-LGAD readout for EIC (in
	-
	-
	-
	-

JUNO

CATIROC : SPMT readout at JUNO
pose neutrino experiment designed to determine neutrino mass hierarchy with a 20,000 tons
at 700-meter deep underground A multipurpose neutrino experiment designed to determine neutrino mass hierarchy with a 20,000 tons liquid scintillator detector at 700-meter deep underground

CATIROC schematic

6

Digital part

All channels are handled independently

by the digital part

and only channels that have created triggers

are digitized, transferred to the internal memory

and then sent-out in a data-driven way.

nega

The digital part manages:

Acquisition: Analog memory: 2 depths for HG and LG

Conversion: Analog charge and time into 10 bits digital values saved in the register (RAM)

Read Out: RAM read out to an external system

-
-
- 50 bits of data / hit channel
- Frammer are manuated inteperatently

ile digital part

be digital part

digital clock is a data-driven way.
 Comptex is a data-driven way.
 Comptex is a data-driven way.
 Comptex is a defined interperately.
 Comptex e digital part

in that have created triggers

digital connection is a data-driven way.

digital part manages:

unisition: Analog memory: 2 depths for HG and LG

version: Analog charge and time into 10 bits digital values • Readout format (MSB first) : coarse time= 26 bits ; channel number= 3bits; fine time=10 bits, charge=10 bits, gain=1 bit

Performance

Hit rate measurements

JUNO

SPMT Mega

$$
TRO = \frac{n^{\circ} \text{ of channels*number of bi}}{F_{RO}}
$$

16 trigger outputs: a cross check and a Double DATA Stream (DDS):

-
-

C. de La Taille SRO XII 3 dec 2024

 $Tconv = \frac{2^n}{F_{conv}} = 6.4 \text{ }\mu\text{s}$

C. de La Taille SRO XII 3 dec 2024

Evolution : HKROC: waveform digitizer with TDC and auto-trigger (Figure 2)

- Large charge measurement with 3 gains (up to 2500 pC)
-
- Readout with high speed links (1,28 Gb/s)
- HKROC is a waveform digitizer with auto-trigger

C. de La Taille SRO XII 3 dec 2024 11

HKROC : PMT SRO R/O

- mega
- **HKROC : PMT SRO R/O**
• HKROC is a charge/time measurement ASIC
– Intended for PMTs readout at neutrino experiment
– Slow channel (30 ns) for charge measurement **ROC : PMT SRO R/O**

HKROC is a charge/time measurement ASIC

- Intended for PMTs readout at neutrino experiment

- Slow channel (30 ns) for charge measurement

• waveform digitizer working @ 40 MHz **ROC : PMT SRO R/O**

HKROC is a charge/time measurement ASIC

- Intended for PMTs readout at neutrino experiment

- Slow channel (30 ns) for charge measurement

• waveform digitizer working @ 40 MHz

• Number of charge sam **C : PMT SRO R/O**

ROC is a charge/time measurement ASIC

tended for PMTs readout at neutrino experiment

low channel (30 ns) for charge measurement

• waveform digitizer working @ 40 MHz

• Number of charge sampling point **ROC : PMT SRO R/O**

HKROC is a charge/time measuremer

– Intended for PMTs readout at neutrino exp

– Slow channel (30 ns) for charge measuren

• waveform digitizer working @ 40 MHz

• Number of charge sampling points fr HKROC is a charge/time measurement ASIC

— Intended for PMTs readout at neutrino experiment

— Slow channel (30 ns) for charge measurement

• waveform digitizer working @ 40 MHz

• Number of charge sampling points from 1
	-
	- -
		-
	- HKROC is a charge/time measuremer

	 Intended for PMTs readout at neutrino exp

	 Slow channel (30 ns) for charge measuren

	 waveform digitizer working @ 40 MHz

	 Number of charge sampling points from 1 to

	 Fast chann
- -
	-
	-

HKROC performance

HKROC Trigger rate measurements

The HKROC saturation naturally appears when the chip internal memory is full. The chip has one independent memory for each read-out link at 1.28 Gb/s, which gather 3 PMTs.

C. de La Taille SRO XII 3 dec 2024 $\,$ 14 $\,$

OMEGA chips for EIC

WEGA chips for EIC
• HGCROC and EICROC considered for EIC calorimetry and AC-LGAD readout

C. de La Taille SRO XII 3 dec 2024 $\,$ 15 $\,$

- Calorimetry : SiPM readout experience from CMS (H2GCR

 H2GCROC developed for CMS

HGCAL is a good candidate to

provide charge and time on a orimetry : SiPM readout experience from C
H2GCROC developed for CMS
HGCAL is a good candidate to
provide charge and time on a
large dynamic range **orimetry : SiPM readout experience from**
H2GCROC developed for CMS
HGCAL is a good candidate to
provide charge and time on a
large dynamic range orimetry : SiPM readout experience from CMS

H2GCROC developed for CMS

HGCAL is a good candidate to

provide charge and time on a

large dynamic range

H2GCROC provides 72
- -
	-
	-
	-

C. de La Taille SRO XII 3 dec 2024 $\,$ 16 $\,$

H(2)GCROC : LHC specific

- Evolution for EIC readout : CALOROC
• No more LVL1 : data streaming => auto-trigger and zero-supp
– Also verv interesting for future DRD6 readout ASICs ! Evolution for EIC readout : CALOROC
• No more LVL1 : data streaming => auto-trigger and zero-suppress
– Also very interesting for future DRD6 readout ASICs !
	-

- CALOROC1A/1B development plan
• CALOROC1A is H2GCROC with EIC readout
• CALOROC1A is H2GCROC with EIC readout **ALOROC1A/1B development plan**

• CALOROC1A is H2GCROC with EIC readout

(conservative)

– Same analog front-end but new digital backend (conservative) PROC1A/1B development plan

CALOROC1A is H2GCROC with EIC readout

conservative)

- Same analog front-end but new digital backend

- Auto-trigger/zero-suppress : already exercised in

HKROC (see backup) **OC1A/1B development plan
LOROC1A is H2GCROC with EIC readout
nservative)
Same analog front-end but new digital backend
Auto-trigger/zero-suppress : already exercised in
HKROC (see backup)
LOROC1B is CALOROC1A with a new** CALOROC1A is H2GCROC with EIC readout

conservative)

- Same analog front-end but new digital backend

- Auto-trigger/zero-suppress : already exercised in

HKROC (see backup)

CALOROC1B is CALOROC1A with a new

unalog fron
	-
	-
	- \footnotesize :ALOROC1A is H2GCROC with EIC reconservative)
 $-$ Same analog front-end but new digital back
 $-$ Auto-trigger/zero-suppress : already exercis

	HKROC (see backup)
 \footnotesize CALOROC1B is CALOROC1A with a n
 \footnotesize anal
		-
		-
		-
	-

Common: Rates per channel

Present HGCROC rate calculation: 1 serial link for 36 (+2) channels (HGCROC is arranged by 36 channels)

4D Trackers

ALTIROC2/3/A: Digital on Top design

'固科是珍高舒物理研究所 est et al. es ne es re en ou justitute of High Energy Physic.
Chinese Academy of Sciences

ALTIROC pixel scheme and layout

-
-
- Hit buffer: SRAM 1536 x 19 bit (38 µs latenccy)

Omega

Adaptation to EIC : EICROC

-
-
- **EXEC : EICROC
• Shrink into 500x500 µm
• Analog frontend similar to ALTIROC
• Need ADC instead of ToT for charge EXAMPLE 19 Analog frontend Similar Conducts**
• Shrink into 500x500 µm
• Analog frontend similar to ALTIROC
• Need ADC instead of ToT for charge
measurement 8bit 40 MHz from AGH Krakow **Example 12 Transformal of CONTROL**

• Shrink into 500x500 µm

• Analog frontend similar to ALTIROC

• Need ADC instead of ToT for charge

• TDC taken from HGCROC by CEA Saclay valid aptation to EIC : EICROC

• Shrink into 500x500 µm

• Analog frontend similar to ALTIROC

• Need ADC instead of ToT for charge

• measurement 8bit 40 MHz from AGH Krakow

• TDC taken from HGCROC by CEA Saclay

• I² **daptation to EIC : EICROC**

• Shrink into 500x500 µm

• Analog frontend similar to ALTIROC

• Need ADC instead of ToT for charg

• measurement 8bit 40 MHz from AC

• TDC taken from HGCROC by CEA

• I²C configuration

• **daptation to EIC : EICROC**

• Shrink into 500x500 µm

• Analog frontend similar to ALTIROC

• Need ADC instead of ToT for charg

measurement 8bit 40 MHz from AG

• TDC taken from HGCROC by CEA

• I²C configuration

• Si
-
-
-

C. de La Taille SRO XII 3 dec 2024 24

EICROC0 : 4x4 pixels

- EICROC0 : 4x4 pixels
• EICROC0 : 4x4 test chip for (500µm)² pixels
– Readout : TDC data and 8 ADC values
– Performance : a few examples, more in backup ROC0 : 4x4 pixels
EICROC0 : 4x4 test chip for (500µm)² pixels
— Readout : TDC data and 8 ADC values
— Performance : a few examples, more in backup ROC0 : 4x4 pixels
EICROC0 : 4x4 test chip for (500µm)² pixels
— Readout : TDC data and 8 ADC values
— Performance : a few examples, more in backup
	-
	-

商

G

C. de La Taille SRO XII 3 dec 2024 $\,$

- **Next steps : EICROC1 8x32 or 32x32
• EICROC1 : 8x32 = 256 pixels or 32x32 = 1024 ext steps : EICROC1 8x32 or 32x32
• EICROC1 : 8x32 = 256 pixels or 32x32 = 1024
- Layout complete. DRC/LVS OK
- Still EICROC0 digital architecture and Readout** steps:EICROC1 8x32 or 32x32
EICROC1:8x32 = 256 pixels or 32x32 = 1024
— Layout complete. DRC/LVS OK
— Still EICROC0 digital architecture and Readout
— 2/8 data outputs : 1 for 128 pixels (4x32) steps:EICROC1 8x32 or 32x32
EICROC1:8x32 = 256 pixels or 32x32 = 1024
— Layout complete. DRC/LVS OK
— Still EICROC0 digital architecture and Readout
— 2/8 data outputs : 1 for 128 pixels (4x32)
— Looking to increase R/O sp steps:EICROC1 8x32 or 32x32
EICROC1:8x32 = 256 pixels or 32x32 = 1024
— Layout complete. DRC/LVS OK
— Still EICROC0 digital architecture and Readout
— 2/8 data outputs : 1 for 128 pixels (4x32)
— Looking to increase R/O sp
	-
	-
	-
	- steps:EICROC1 8x32 or 32x32
EICROC1:8x32 = 256 pixels or 32x32 = 1024
— Layout complete. DRC/LVS OK
— Still EICROC0 digital architecture and Readout
— 2/8 data outputs : 1 for 128 pixels (4x32)
— Looking to increase R/O sp steps : EICROC1 8x32 or 32x32
EICROC1 : 8x32 = 256 pixels or 32x32 = 1024
— Layout complete. DRC/LVS OK
— Still EICROC0 digital architecture and Readout
— 2/8 data outputs : 1 for 128 pixels (4x32)
— Looking to increase R/ steps : EICROC1 8x32 or 32x32
EICROC1 : 8x32 = 256 pixels or 32x32 = 1024
— Layout complete. DRC/LVS OK
— Still EICROC0 digital architecture and Readout
— 2/8 data outputs : 1 for 128 pixels (4x32)
— Looking to increase R/
	-
	-
	-
	- -
	- EICROC1 : $8x32 = 256$ pixels or $32x32 = 1024$

	 Layout complete. DRC/LVS OK

	 Still EICROC0 digital architecture and Readout

	 $2/8$ data outputs : 1 for 128 pixels (4x32)

	 Looking to increase R/O speed. Possibilit France Critical - Looking to increase R/O speed. Possibility to skip pixels by SC

	- Looking to improve testability.

	- Verifications in progress (~2 months)

	- 32x32 would allow tests with final sensor

	• EICROC1 addresses floorplan is Looking to improve testability.

	- Looking to improve testability.

	- Verifications in progress (~2 months)

	- 32x32 would allow tests with final sensor

	EICROC1 addresses floorplan issues

	- Power drops along column, thr
	- -

- EICROC2 : 32x32 with EIC backend
• EICROC2 needs to address EIC digital FICROC2 : 32x32 with EIC backend
• EICROC2 needs to address EIC digital
architecture – Auto-trigger Auto-trigger architecture ROC2 : 32x32 with EIC backend
EICROC2 needs to address EIC digita
architecture
— Auto-trigger
— Data driven zero-suppressed readout
— Only readout hit channels and neighbours **ROC2 : 32x32 with EIC backend**

EICROC2 needs to address EIC digital

architecture

- Auto-trigger

- Data driven zero-suppressed readout

- Only readout hit channels and neighbours

- Will depend a lot on the (low?) occ
	-
	-
	-
	-
	-
- CALOROC EICROCZ Heeds to address EIC digital

architecture

- Auto-trigger

- Data driven zero-suppressed readout

- Only readout hit channels and neighbours

- Will depend a lot on the (low?) occupancy

- Triplication and SEE tol - Auto-trigger
- Data driven zero-suppressed readout
- Only readout hit channels and neighbours
- Will depend a lot on the (low?) occupancy
- Triplication and SEE tolerance
Several EIC functions will be tested in
CALOROC
-
	-
	-
-

EICROC

-
- « 2D chip » 16 -> 1024 channels • Input capacitance : Cd = 1-5 pF Comparison EICROC / HGCROC

EICROC H2GCROC/C

• « 2D chip » 16 -> 1024 channels • « 1D chip » 3

• Input capacitance : Cd = 1-5 pF • • Input capacit

• Dynamic range : 1 fC – 50 fC • Dynamic ran

• ToA and ADC • ToA and T **Comparison EICROC / HGCROC**

EICROC

• « 2D chip » 16 -> 1024 channels

• Input capacitance : Cd = 1-5 pF

• Dynamic range : 1 fC – 50 fC

• ToA and ADC

• Target power : 1 mW/ch

• Area 10 mm² (300 mm² final) **Comparison EICROC / HGCROC**
 \cdot « 2D chip » 16 -> 1024 channels

• Input capacitance : Cd = 1-5 pF

• Dynamic range : 1 fC – 50 fC

• ToA and ADC

• Target power : 1 mW/ch

• Area 10 mm² (300 mm² final) **Comparison EICROC / HGCROC**
 \cdot « 2D chip » 16 -> 1024 channels

• Input capacitance : Cd = 1-5 pF

• Dynamic range : 1 fC – 50 fC

• ToA and ADC

• Target power : 1 mW/ch

• Area 10 mm² (300 mm² final)

• Target DoT EICROC
• « 2D chip » 16 -> 1024 channels
• Input capacitance : Cd = 1-5 pF
• Dynamic range : 1 fC – 50 fC
• ToA and ADC
• Target power : 1 mW/ch
• Area 10 mm² (300 mm² final)
• Target DoT
-
-
-
-
-

H2GCROC/CALOROC

-
- mega

H2GCROC/CALOROC

 « 1D chip » 36/72 channels

 Input capacitance : Cd = 100-1000 pF

 Dynamic range : 30 fC 300 pC mega

H2GCROC/CALOROC

• « 1D chip » 36/72 channels

• Input capacitance : Cd = 100-1000 pF

• Dynamic range : 30 fC – 300 pC

• ToA and ToT mega

H2GCROC/CALOROC

• « 1D chip » 36/72 channels

• Input capacitance : Cd = 100-1000 pF

• Dynamic range : 30 fC – 300 pC

• ToA and ToT

• Target power : 5-10 mW/ch (now 15) **Almagnetical Concernsive Conc** mega

H2GCROC/CALOROC

• « 1D chip » 36/72 channels

• Input capacitance : Cd = 100-1000 pF

• Dynamic range : 30 fC – 300 pC

• ToA and ToT

• Target power : 5-10 mW/ch (now 15)

• Area 100 mm²
-
-
- Mega

H2GCROC/CALOROC

 « 1D chip » 36/72 channels

 Input capacitance : Cd = 100-1000

 Dynamic range : 30 fC 300 pC

 ToA and ToT

 Target power : 5-10 mW/ch (now 1!

 AeT H2GCROC/CALOROC

• « 1D chip » 36/72 channels

• Input capacitance : Cd = 100-1000

• Dynamic range : 30 fC – 300 pC

• ToA and ToT

• Target power : 5-10 mW/ch (now 1!

• Area 100 mm²

• AoT
-
-

- Possible issues/questions with SRO
• Bandwidth saturation with spurious noise events
• Bandwidth saturation with spurious noise events **Sible issues/questions with SRO**
• Bandwidth saturation with spurious noise events
— Throttling
— Flag buffer almost full **le issues/questions with SRO**
Bandwidth saturation with spurious no
– Throttling
– Flag buffer almost full **le issues/questions with SRO**
Bandwidth saturation with spurious noise events
— Throttling
— Flag buffer almost full
Buffer depth sible issues/questions with SRO
• Bandwidth saturation with spurious
– Throttling
– Flag buffer almost full
• Buffer depth
– Need a good estimation of occupancy a **Example issues/questions with SRO**

Mandwidth saturation with spurious noise events

- Throttling

- Flag buffer almost full

Muffer depth

- Need a good estimation of occupancy and background

Auto-trigger stability sible issues/questions with SRO
• Bandwidth saturation with spurious r
– Throttling
– Flag buffer almost full
• Buffer depth
– Need a good estimation of occupancy ar
• Auto-trigger stability
– Minimize threshold drift Mandwidth saturation with spurious noise events

- Throttling

- Flag buffer almost full

Muffer depth

- Need a good estimation of occupancy and background

Auto-trigger stability

- Minimize threshold drift

Pedestal est
	-
	-
	-
	- Throttling

	 Flag buffer almost full

	 Buffer depth

	 Need a good estimation of occupancy and backgre

	 Auto-trigger stability

	 Minimize threshold drift

	 Pedestal estimation

	 External trigger – Flag buffer almost full
Buffer depth
– Need a good estimation of occupancy and backgrou
Auto-trigger stability
– Minimize threshold drift
Pedestal estimation
– External trigger
	- -
	- -

- **onclusion**
• CALOROC is a 36-72 channel chip to readout SiPMs for calorimetry
— will make full use of SRO <mark>lusion</mark>
CALOROC is a 36-72 channel chip to readout SiP
– will make full use of SRO
EICROC is a 1k-channels ASIC to readout AC-LG • CALOROC is a 36-72 channel chip to readout SiPMs for calorimetry

• will make full use of SRO

• EICROC is a 1k-channels ASIC to readout AC-LGAD pixels

– Very promising new family of detectors

– Combines both good timi -
CALOROC is a 36-72 channel chip to readout SiPMs for calc
- will make full use of SRO
- CICROC is a 1k-channels ASIC to readout AC-LGAD pixels
- Very promising new family of detectors
- Combines both good timing and posi -
CALOROC is a 36-72 channel chip to readout SiPMs for calorimetry
- will make full use of SRO
- CICROC is a 1k-channels ASIC to readout AC-LGAD pixels
- Very promising new family of detectors
- Combines both good timing a **Example 18 Sole 19 Sole 19 Sole 19 Sole 19 Sole 19 Sole 19 Sole 10 So** Fraction School is a 36-72 channel chip to readout SiPMs for calorimetry

HALOROC is a 36-72 channels chip to readout SiPMs for calorimetry

FICROC is a 1k-channels ASIC to readout AC-LGAD pixels

- Very promising new fami • CALOROC is a 36-72 channel chip to readout SiPMs for calorimetry

– will make full use of SRO

• EICROC is a 1k-channels ASIC to readout AC-LGAD pixels

– Very promising new family of detectors

– Combines both good timi
	-
- will make full use of SRO

EICROC is a 1k-channels ASIC to readout AC-LGAD pixels

 Very promising new family of detectors

 Combines both good timing and position resolution (30 ps 10 µm)

 Targeting ~1 mW/ch

 Reus
	-
	-
	-
	-
- -

backup

- EIC reticle 2024
• TSMC now requires to fully
propulate the ratiolo of 24x22 $\begin{array}{lll} \textbf{E} & \textbf{c} & \textbf{c} \\ \textbf{F} & \textbf{c} & \textbf{c} \end{array}$ we can be reticle of 24x32
- Cost ~300 k€ **reticle 2024**
TSMC now requires to fully
populate the reticle of 24x32
- Cost ∼300 k€ Frechicle 2024

FSMC now requires to fully

populate the reticle of 24x32

- Cost ~300 k€

For EIC we would have reticle 2024

FSMC now requires to fully

populate the reticle of 24x32

– Cost ~300 k€

For EIC we would have

– EICROC1

– 2 or 3 EICROC0/A/B

– 2 CALOROC1A/1B Terticle 2024

TSMC now requires to fully

opulate the reticle of 24x32

- Cost ~300 k€

For EIC we would have

- EICROC1

- 2 or 3 EICROC0/A/B

- 2 CALOROC1A/1B

- ~60% of reticle area Parametic Marketted SMC now requires to fully

populate the reticle of 24x32

- Cost ~300 k€

For EIC we would have

- EICROC1

- 2 or 3 EICROC0/A/B

- 2 CALOROC1A/1B

- ~60% of reticle area
	-
	- -
		-
		-
		-
	- -
		-

mega

- Technology choice 65/130n
• Little impact on analog/digital performance **Example 19 September 10 September 2014 10:45 September 2014 10:45 September 2014 10:46 Septembe nnology choice 65/130n**

ittle impact on analog/digital performance

– Analog similar in 65/130

– Possibly more significant on TDC

– Digital much simpler than LHC chips **Example 15 The Concret of Solution**

• Little impact on analog/digital perform

– Analog similar in 65/130

– Possibly more significant on TDC

– Digital much simpler than LHC chips

• Update of digital part

– Little spa
	-
	-
	-
	- -
- Possibly more significant on TDC

 Digital much simpler than LHC chips

 Update of digital part

 Little space available => main reason for 65 !

 sizeable cost impact : ER 700 k\$ vs 300 k\$

 But possibly more part
- -

- AoT vs DoT
• HGCROC/CALOROC designed Ana oT vs DoT
• HGCROC/CALOROC designed Analog on Top (1D chip)
– Analog inputs on one side / digital output on the other side
– All digital data resynchronized when transefered to digital block vs DoT
HGCROC/CALOROC designed Analog on Top (1D chip)
- Analog inputs on one side / digital output on the other side
- All digital data resynchronized when transefered to digital block VS DoT

HGCROC/CALOROC designed Analog on Top (1D chip)

- Analog inputs on one side / digital output on the other side

- All digital data resynchronized when transefered to digital block

NLTIROC designed Digital on Top - HGCROC/CALOROC designed Analog on Top (1D chip)
- Analog inputs on one side / digital output on the other side
- All digital data resynchronized when transefered to digital block
- ALTIROC designed Digital on Top (2D chi
	-
	-
	-
- vs DoT

HGCROC/CALOROC designed Analog on Top (1D chip)

 Analog inputs on one side / digital output on the other side

 All digital data resynchronized when transefered to digital block

NLTIROC designed Digital on Top vs DoT

HGCROC/CALOROC designed Analog on Top (1D chip)

- Analog inputs on one side / digital output on the other side

- All digital data resynchronized when transefered to digital block

NLTIROC designed Digital on Top
	-
	-
	- vs DoT
HGCROC/CALOROC designed Analog on Top (1D chip)
- Analog inputs on one side / digital output on the other side
- All digital data resynchronized when transefered to digital block
NLTIROC designed Digital on Top (2D • HGCROC/CALOROC designed Analog on Top (1D chip)

	– Analog inputs on one side / digital output on the other side

	– All digital data resynchronized when transefered to digital block

	• ALTIROC designed Digital on Top (2D

Chips versions

CATIROC for JUNO

Omega

Summary of the HKROC0 performances

PMT measurements

Trigger time distribution for events having charge ≤

- **urements**
 Trigger time distribution for events having charge \le

1.5 p.e : FWHM of 2.6 ns
 **Excellent agreement with the 2.8 ns found for the gereement of the PMT only

A. Digitizer does not doerede the PMT time rec** • Excellent agreement with the 2.8 ns found for the PMT only **urements**
 Figger time distribution for events having charge \le The charge in the PMT of 2.6 ns Exact s

• Excellent agreement with the 2.8 ns found for the general

PMT only

• Digitizer does not degrade the PMT tim
-

The charge linearity is ≤ ±1%

Exact same behavior than with the function generator.

C. de La Taille $\;$ SRO XII 3 dec 2024 $\;$ $\;$ 388 $\;$ 388 $\;$ 388 $\;$ 388 $\;$ 388 $\;$ 388 $\;$ 388 $\;$ 388 $\;$ 388 $\;$ 388 $\;$ 388 $\;$ 388 $\;$ 388 $\;$ 388 $\;$ 388 $\;$ 388 $\;$ 388 $\;$ 388 $\;$ 388 $\;$

Minimum threshold

From A. Sharma :https://indico.in2p3.fr/event/33456/contributions/144321

• To correct the response of all channels towards the injected charge, discriminator threshold adjustment is done at a specific charge injection to align all channels.

Measurements performed to align all the pulses, and then obtain a minimum threshold to detect a minimum charge: for neighboring charge selection.

Calibration mode: Single-photon-spectrum **Calibration mode:**

*Extra step for 9mm² SiPM calibration:

The large C_{det} of the 9mm² SiPM produce an increment of DNL and make it harder to see the photon separation.

The DNL can be mitigated taking data with different pedestal levels using the ASIC to move the pedestals (*Trim_inv* parameter). SPS is clearer after aligning the data.

