



SRO chips at OMEGA

XII Streaming Readout Workshop Tokyo 3 dec 2024

Christophe de La Taille taille@in2p3.fr

Organization for Micro-Electronics desiGn and Applications



- CATIROC (2014) : JUNO SPMT readout (installed)
- HARDROC3 (2014) : CALICE RPC digital calorimeter readout (prototyped)
- HKROC (2022) : PMT readout for HyperK (prototyped)
- CALOROC (2025) : SiPM readout for EIC (in design)
- EICROC (2026) : AC-LGAD readout for EIC (in design)
- Strong interest for SRO as a way to decrease power consumption in VFE



JUNO

CATIROC : SPMT readout at JUNO



A multipurpose **neutrino experiment** designed to determine neutrino mass hierarchy with a **20,000 tons liquid scintillator detector** at 700-meter deep underground







CATIROC schematic

6

Digital part

All channels are handled independently

by the digital part

and only channels that have created triggers

are digitized, transferred to the internal memory

and then sent-out in a data-driven way.

Top Manager Acquisition Switched Capacitor Array nalog to Digital Slow shaper signal Converter Registers 1001 Shift DAO Register 0111 0101 Read-Out

mega

The **digital part** manages:

Acquisition: Analog memory: 2 depths for HG and LG

Conversion: Analog charge and time into 10 bits digital values saved in the register (RAM)

Read Out: RAM read out to an external system

- Readout clock : **80 MHz**
- Max Readout time (16 ch hit) : 3 µs
- 50 bits of data / hit channel
- Readout format (MSB first) : coarse time= 26 bits ; channel number= 3bits; fine time=10 bits, charge=10 bits, gain=1 bit

Performance





Hit rate measurements

HIT RATE			
Tconv (1 ch)	6.4 µs	Tconv (16 ch)	6.4 µs
Tread-out (1 ch)	0.36 µs	Tread-out (16 ch)	<mark>3 μs</mark>
Tcycle (1 ch)	6.8 µs	Tcycle (16 ch)	9.4 µs
Hit rate (1 ch)	150 kHz	Hit rate (16 ch)	100 kHz



SPMT

JUNO

$$TRO = \frac{n^{\circ} of \ channels*number \ of \ bin}{F_{RO}}$$



16 trigger outputs: a cross check and a Double DATA Stream (DDS):

- Photon counting
- ToT up to 6 p.e.

C. de La Taille SRO XII 3 dec 2024

mega

 $Tconv = \frac{2^n}{F_{conv}} = 6.4 \ \mu s$

Single p.e. with PMT + Catiroc







1. WITH OSCILLOSCOPE

- Pedestal measured in the pre-trigger region (a)
- Signal measured in the trigger region (b)

2. WITH CATIROC

- trigger threshold sets very low (950 DACu) to allow the observation of the pedestal peak.
- Two spectra (ping/pong) produced by CATIROC

s. p.e. position measured with the two methods well compatible with the



C. de La Taille SRO XII 3 dec 2024

Evolution : HKROC: waveform digitizer with TDC and auto-trigger





- □ Large charge measurement with 3 gains (up to 2500 pC)
- Integrated timing measurements (25 ps binning)
- □ Readout with high speed links (1,28 Gb/s)
- HKROC is a waveform digitizer with auto-trigger

C. de La Taille SRO XII 3 dec 2024



mega

HKROC : PMT SRO R/O



- HKROC is a charge/time measurement ASIC
 - Intended for PMTs readout at neutrino experiment
 - Slow channel (30 ns) for charge measurement
 - waveform digitizer working @ 40 MHz
 - Number of charge sampling points from 1 to 7
 - Fast channel for precise timing (25 ps binning)
- Auto-trigger on single photoelectron
 - 4 outputs at 1.28 Gb/s
 - Data-driven readout (ch#,ADC,TDC)
 - Hit rate capability up to 0.4 MHz/PMT



HKROC performance





HKROC Trigger rate measurements









The HKROC saturation naturally appears when the chip internal memory is full. The chip has one independent memory for each read-out link at 1.28 Gb/s, which gather 3 PMTs.

C. de La Taille SRO XII 3 dec 2024

OMEGA chips for EIC



• HGCROC and EICROC considered for EIC calorimetry and AC-LGAD readout



C. de La Taille SRO XII 3 dec 2024

Calorimetry : SiPM readout experience from CMS (H2GCROC)

- H2GCROC developed for CMS HGCAL is a good candidate to provide charge and time on a large dynamic range
- H2GCROC provides 72 channels with (see backup)
 - Charge measurement from 30 fC (noise) to 300 pC (MIP ~0.5 pC)
 - ToA measurement down to 15 ps
 - Optimized for Cd=500 pF
 - 15 mW/ch. Radiation hard, TMR.



C. de La Taille SRO XII 3 dec 2024

mega

H(2)GCROC : LHC specific



HGCROC is designed for LHC : needs a LVL1 trigger •



Evolution for EIC readout : CALOROC



• No more LVL1 : data streaming => auto-trigger and zero-suppress

– Also very interesting for future DRD6 readout ASICs !



CALOROC1A/1B development plan

- CALOROC1A is H2GCROC with EIC readout (conservative)
 - Same analog front-end but new digital backend
 - Auto-trigger/zero-suppress : already exercised in HKROC (see backup)
- CALOROC1B is CALOROC1A with a new analog front end (innovative see backup)
 - Better signal to noise ratio (no current conveyor)
 - No ToT : dynamic gain switching
 - Pin-to-pin compatible
- Both chips also provide useful R&D for DRD6

Common: Rates per channel

□ Present HGCROC rate calculation: 1 serial link for 36 (+2) channels (HGCROC is arranged by 36 channels)

Version	Number of points (N)	Max rate	Remarks	
Present HGCROC-36ch	1	976 khz / ASIC	LHC is 1 snapshot	Present
Per channel (1 link/36 ch)	4 or 3	7-9 kHz / chn	Divide by N and by 36 (could be exercised)	HGCROC
Caloroc (1 link/18 ch)	4 or 3	24-32 kHz / chn		CALOPOC
Caloroc with zero suppress	4	55 kHz / chn	With 6 channels triggered (over 18)	CALOROC

4D Trackers

	Area (m ²)	Channel size (mm ²)	# of Channels	Timing Resolution	Spatial resolution	Material budget
Barrel TOF	10.9	0.5*10 (strips)	2.4M	30 ps	30 <i>µm</i> in <i>φ</i>	0.01 X0
Forward TOF	2.22	0.5*0.5 (pixels)	8.8M	25 ps	$30 \ \mu m$ in x and y	0.08 X0
B0 tracker	0.07	0.5*0.5 (pixels)	0.28M	30 ps	$20 \ \mu m$ in x and y	0.05 X0
RPs/OMD	0.14/0.08	0.5*0.5 (pixels)	0.56M/0.32M	30 ps	140 <i>µm</i> in x and y	no strict req.

DC-LGAD readout : experience from ATLAS : ALTIROC

ALTIROC2/3/A: Digital on Top design

中國科學院為能物咒研究所 Institute of High Energy Physics Chinese Academy of Sciences

ALTIROC pixel scheme and layout

- 1 GHz preamplifier and discriminator
- 2 vernier TDCs for ToA and ToT •
- Hit buffer: SRAM 1536 x 19 bit (38 µs latenccy) •

()mega

Adaptation to EIC : EICROC

- Shrink into 500x500 µm
- Analog frontend similar to ALTIROC
- Need ADC instead of ToT for charge measurement 8bit 40 MHz from AGH Krakow
- TDC taken from HGCROC by CEA Saclay
- I²C configuration
- Simple digital readout

C. de La Taille SRO XII 3 dec 2024

EICROC0 : 4x4 pixels

- EICROC0 : 4x4 test chip for $(500\mu m)^2$ pixels •
 - Readout : TDC data and 8 ADC values
 - Performance : a few examples, more in backup

8

0

0

SEC

C. de La Taille SRO XII 3 dec 2024

Next steps : EICROC1 8x32 or 32x32

- EICROC1 : 8x32 = 256 pixels or 32x32 = 1024
 - Layout complete. DRC/LVS OK
 - Still EICROC0 digital architecture and Readout
 - 2/8 data outputs : 1 for 128 pixels (4x32)
 - Looking to increase R/O speed. Possibility to skip pixels by SC
 - Looking to improve testability.
 - Verifications in progress (~2 months)
 - 32x32 would allow tests with final sensor
- EICROC1 addresses floorplan issues
 - Power drops along column, threshold uniformity
 - TDC uniformity and dependance on number of channels triggering
- Variants of EICROC0 will also be submitted
 - Lower power in the ADC branch (100 μ W)

27

EICROC2 : 32x32 with EIC backend

- EICROC2 needs to address EIC digital architecture
 - Auto-trigger
 - Data driven zero-suppressed readout
 - Only readout hit channels and neighbours
 - Will depend a lot on the (low?) occupancy
 - Triplication and SEE tolerance
- Several EIC functions will be tested in CALOROC
 - Sparsified readout
 - Output links 160-1280 Mb/s
- Foreseen submission mid-2026

EICROC

- « 2D chip » 16 -> 1024 channels
- Input capacitance : Cd = 1-5 pF
- Dynamic range : 1 fC 50 fC
- ToA and ADC
- Target power : 1 mW/ch
- Area 10 mm² (300 mm² final)
- Target DoT

H2GCROC/CALOROC

- « 1D chip » 36/72 channels
- Input capacitance : Cd = 100-1000 pF
- Dynamic range : 30 fC 300 pC
- ToA and ToT
- Target power : 5-10 mW/ch (now 15)
- Area 100 mm²
- AoT

- Bandwidth saturation with spurious noise events
 - Throttling
 - Flag buffer almost full
- Buffer depth
 - Need a good estimation of occupancy and background
- Auto-trigger stability
 - Minimize threshold drift
- Pedestal estimation
 - External trigger

- CALOROC is a 36-72 channel chip to readout SiPMs for calorimetry
 will make full use of SRO
- EICROC is a 1k-channels ASIC to readout AC-LGAD pixels
 - Very promising new family of detectors
 - Combines both good timing and position resolution (30 ps 10 μm)
 - Targeting ~1 mW/ch
 - Reuses many blocks from ATLAS HGTD and CMS HGCAL
- SRO an important feature of these next chips
 - Also paves the way for future low power calorimeter readout (DRD6)

backup

EIC reticle 2024

- TSMC now requires to fully populate the reticle of 24x32
 - Cost ~300 k€
- For EIC we would have
 - EICROC1
 - 2 or 3 EICROC0/A/B
 - 2 CALOROC1A/1B
 - ~60% of reticle area
- Possible additionnal partners
 - ~20% of reticle area
 - Still space available (if ready in time !)

Technology choice 65/130n

- Little impact on analog/digital performance
 - Analog similar in 65/130
 - Possibly more significant on TDC
 - Digital much simpler than LHC chips
- Update of digital part
 - Little space available => main reason for 65 !
- sizeable cost impact : ER 700 k\$ vs 300 k\$
 But possibly more partners (but EICROC 50% of reticle)
- Prepare for design in 65 nm
 - Make an EICROC0/65n to test analog part and TDC

- HGCROC/CALOROC designed Analog on Top (1D chip)
 - Analog inputs on one side / digital output on the other side
 - All digital data resynchronized when transefered to digital block
- ALTIROC designed Digital on Top (2D chip)
 - Powerful tools to verify digital part functionnality/timings in all corners on all the chip area
 - But needs more manpower for digital design (RTL, P&R, IRD, TB, UVM...)
 - Possible help from colleagues at Clermont
- Choice will depend on complexity (occupancy) and manpower availability

Chips versions

Chip	date	Techno	size	Analog	Digital	goal
EICROC0	Jun 2023	130n	4x4	Conservative	Simple	Study sensor
EICROC0A/B	Dec 2024	130n	4x4	Low power	same	Study analog
EICROC1	Dec 2024	130n	32x32	Conservative	Same	Study power distribution
EICROC0_65n	end 2025	65n	4x4	final	Simple	Study analog in 65n
EICROC2	End 2026	?	32x32	Low power	Final	First final prototype

Chip	date	Techno	size	Analog	Digital	goal
CALOROC1A	Dec 2024	130n	36ch	Conservative	Final	Study sensor
CALOROC1B	Dec 2024	130n	36ch	Low noise	final	Study analog
CALOROC2	End 2026	130n	36/72	final	final	First final prototype

CATIROC for JUNO

A complex System on Chip (SoC). Technology: 0.35 μ m SiGe AMS

CATIROC general features	Application to JUNO
16 independent channels	Reduce the number of electronic board (only 200 boards for 25,000 SPMTs)
Analog F.E. with 16 trigger outputs + charge and time digitization	Photon counting + charge and time measurements. Resolutions very good
Autotrigger mode: all the PMTs signals above the threshold (1/3 p.e.) generate a trigger and are converted in digital data	Simplify online-DAQ
100% trigger efficiency @ 1/3 p.e.	Good 1 p.e. detection photon counting mode
Dual gain front-end : HG and LG channel Charge dynamic range 0 to 400p.e. (at PMT gain 10 ⁶)	Only HG actually used (only few p.e. expected)
Time stamping (resolution ~ 170 ps rms)	< 1ns required
Each channel has a variable gain	To compensate gain vs HV spread for the 16 PMTs
One output for DATA	Less number of cables to the surface
Hit rate 100 kHz/ch (all channels hit) 50 bits of data / hit channel	Very "light" data output (compared to a FADC waveform)

Omega

Summary of the HKROC0 performances

Item measured	Performances			
Trigger efficiency at 1/6 p.e.	> 90% for 1/5 p.e signals			
	100% for $\geq 1/4$ p.e signals			
Trigger noise at 1/6 p.e.	< 1 Hz (No trigger observed in 10 s)			
TDC resolution	150 ps at 1 p.e, 70 ps at 5 p.e, 25 ps > 10 p.e Validated with PMT			
Charge linearity	< 0.5% in high & medium gain channels < 1% in low gain channel up to 1250 p.e Validated with PMT			
Charge resolution	< 0.1 p.e for signals up to 10 p.e < 1% beyond 10 p.e signal Validated with PMT			
Dead-time	≤ 30 ns for two signals of same amplitude			
& pile-up	\leq 30 ns for a prompt \leq 5 p.e and secondary of 1 p.e < 1 μ s for a prompt signal \leq 850 p.e and secondary 1 p.e			
Maximal	415 kHz in normal mode			
hit-rate	950 kHz in SN-mode			
w/ 100% eff.	Potential extension beyond to be studied.			
Cross-talk	Hit probability in neighbouring channel of a 1250 p.e signal is < 0.1% Note that cross-talk found at ASIC level, but cut by FPGA. Identified and will be removed in ASIC v2.			
Maximal	415 kHz in normal mode			
hit-rate	950 kHz in SN-mode			
w/ 100% eff.	Can be extended even beyond for v2.			
Temperature dependency	mean time $\Delta T = 17.5 \text{ ps/}^{\circ}\text{C}$ rms time $\Delta T \leq 1 \text{ ps/}^{\circ}\text{C}$ mean charge $\Delta Q = 0.1\%/^{\circ}\text{C}$ (no correction) charge variation has no dependency			
Power consumption (W)	≤ 6.6 W for 24 PMTs			
Resistance to HV	Received 1,000 2000 V discharge from PMT-base Unprotected ASIC received 7×10^{10} 7V injections (> 500 yrs of HK) without any impact on performances Validated protection circuit itself saturates signals > 7 V to 7 V			
Failure rate / year	ASIC failure $< 0.03\%$			

PMT measurements

Omega

Trigger time distribution for events having charge \leq

1.5 p.e : FWHM of **2.6 ns**

- Excellent agreement with the 2.8 ns found for the PMT only
- Digitizer does not degrade the PMT time resolution !

The charge **linearity** is **≤** ±1%

Exact same behavior than with the function

generator.

C. de La Taille SRO XII 3 dec 2024

Minimum threshold

From A. Sharma :https://indico.in2p3.fr/event/33456/contributions/144321

S-curve (Efficiency vs threshold voltage)

 To correct the response of all channels towards the injected charge, discriminator threshold adjustment is done at a specific charge injection to align all channels.

Measurements performed to align all the pulses, and then obtain a minimum threshold to detect a minimum charge: for neighboring charge selection.

Calibration mode: Single-photon-spectrum

*Extra step for 9mm² SiPM calibration:

The large C_{det} of the 9mm² SiPM produce an increment of DNL and make it harder to see the photon separation.

The DNL can be mitigated taking data with different pedestal levels using the ASIC to move the pedestals (*Trim_inv* parameter). SPS is clearer after aligning the data.

540

560

2 p.e.

3 p.e.

520