





D IP PARIS


CALOROC status

Nov 2024

Frederic DULUCQ – fdulucq@in2p3.fr Ecole Polytechnique – CNRS

Organization for Micro-Electronics design and Applications

CALOROC development status - backend



New fast command (lpgbt compatible) added to project: delay of 3 weeks to revert to this

Updated git, simulation, wrapper, top level


- □ WIP: fully-assembled RTL verification (Now to mid November)
- □ WIP: RTL to schematic scripts under development started (ready end of November)
 □ Contact with CADENCE support for specific points → Done

□ Done: 3x "mini" design reviews (analog to digital, main core and fast commands)
□ Final mini-review is October 11 → finished

Layout start foreseen mid November

lega

□ 4 channels size: 3766um x 600um



mega