
WP3 Electrical Interfaces

20250124

M.Borri on behalf of WP3



Outline



WP3 general updates

Update on Inner barrel

Update on Outer Barrel

Update on Disks

Conclusion



General updates 1

- Zhenyu Ye appointed as co-coordinator
- Monthly meetings since 05/2024
 - IT: Trieste
 - US: BNL, LANL, LBNL
 - UK: DL, Oxford
 - UA: LTU



WP3: Electrical Interfaces Coordinators: Marcello Borri, TBC

_____ Zhenyu Ye (LBNL)

V1.7

| 3.1 | Electrical interfaces IB (L0-2) |
|-------|---|
| 3.1.1 | Definition of specifications for FPCs & electrical interconnection |
| 3.1.2 | Design & supplier evaluation |
| 3.1.3 | Prototyping & testing of module, FPCs & electrical interconnection |
| 3.1.4 | Iterative improvements of FPC design & electrical interconnection |
| 3.1.5 | FPC design complete & electrical interconnection validated |
| 3.1.6 | Pre-production of FPCs for system test, including QC |
| 3.1.7 | Production of FPCs for production detector, including QC |
| 3.2 | OB HIC (L3-4) |
| 3.2.1 | Definition of specifications for module, FPCs & electrical interconnection |
| 3.2.2 | Design & supplier evaluation |
| 3.2.3 | Prototyping & testing of module, FPCs & electrical interconnection |
| 3.2.4 | Iterative improvements of module design, FPC & electrical interconnection |
| 3.2.5 | OB module design complete |
| 3.2.6 | Pre-production of FPC for system test, including QC |
| 3.2.7 | Production of FPCs for detector grade modules, including QC |
| 3.3 | Disks HIC (ED0-4, HD0-4) |
| 3.3.1 | Definition of specifications for module, FPCs & electrical interconnection & back plate |
| 3.3.2 | Design & supplier evaluation |
| 3.3.3 | Prototyping & testing of module, FPC, electrical interconnection & back plate |
| 3.3.4 | Iterative improvements of module design, FPC, electrical interconnection & back plate |
| 3.3.5 | Disk module design complete |
| 3.3.6 | Pre-production of FPCs for system test, including QC |
| 3.3.7 | Production of detector grade FPCs, including QC |

marcello.borri@stfc.ac.uk

110

inh.

10

100

General updates 2

- WP3 contribution to PDR:
 - Part of Chap.8, Experimental Systems:
 - Complete
 - Appendix:
 - in progress



| Electron Ion Collider | DRAFT |
|------------------------------|------------------|
| | EIC PDR |
| Preliminary Design Report | December 9, 2024 |


| 8.3.3 | Tracking | | | | 184 | | • | | | 4 | | | | 2. | | | 59 |
|-------|----------|-------------------|-----|------|-----|------|---|--|---|---|--|--|--|----|--|---|----|
| | 8.3.3.1 | The silicon track | ers | | | | | | • | | | | | | | • | 62 |
| | | equirements | | | | | | | | | | | | | | | |
| | Ju | stification | | | | | | | • | | | | | | | • | 64 |
| | | nplementation . | | | | | | | | | | | | | | | |

| 4 | Mo | dules | 11 |
|---|-----|--|----|
| | 4.1 | Overview | 11 |
| | 4.2 | OB module concept | |
| | | 4.2.1 Tooling and assembly | 11 |
| | 4.3 | Disks module concept | 11 |
| | | 4.3.1 Tooling and assembly | 11 |
| | 4.4 | Characterization and production testing (QC) | |
| | 4.5 | Prototype studies | 12 |
| 5 | Ele | ctrical interfaces | 13 |
| | 5.1 | Overview and specifications | 13 |
| | 5.2 | FPC design | 13 |
| | 5.3 | Technology selection | 13 |
| | 5.4 | FPC production and QC | 13 |
| | 5.5 | Prototype studies | |


Inner barrel




Overview











Initial activity on the Forward-side FPCs:

- Mainly L0&L1;
- IB FPCs (forward-side):
 - Assembly of 3 FPCs (2 layers each);
 - FPC length ~ 22cm;
 - 1 tail per sensor segment;
- Design of mechanical mock-ups the L0&L1 FPC;
 - STP files provided by INFN Padova;
 - Ported into Allegro;
 - Reviewed, and now waiting for final approval from INFN Padova.
 - Then procure in Cu technology (cheaper faster)



Forward side: detail







Inactive region for SVT, but **active region** for EPIC. To keep material budget low.

Furter details from ITS3 TDR

Note:




Wire-bonds profile



The longest wire bonds include high speed data (up to 10Gb/s)



ALICE ITS3 originally planned to manufacture this FPCs in Cu technology, now planning to do it Al technology?







LTU presented at the WP3 meeting their idea for FPCs proposed for the ALICE ITS3

Testing FPCs for IB

- Planning to send to INFN Trieste a stand-alone M-FPC + interface cards.
- INFN Trieste will interconnect via spTAB the M-FPC to interface cards.
- INFN Trieste will test signal propagation as a function of bending radii.

Sketch of the main FPC (M-FPC) to interconnected to interface cards









Next steps:

- To clarify/define a supplier;
- To design an FPC with representative length to test signal propagation with selected supplier;
- To practice interconnection related to selected supplier;
- Ultimately to get the <u>final</u> FPC design for ALICE-ITS3.
 (Alternative is to re-design from scratch).



Outer barrel



Low TRL OB L4 prototypes: time-line

- Defined requirements:
 - 18/03/2024
- Design review:
 - 16/05/2024
- Prototypes delivery:
 - 08/10/2024
- Testing:
 - To assemble to interface cards;
 - To distribute and test;



Administrative issue Issue so far: RPE LTU customer contract I

Contract nr 051724

dated May 17, 202-

The Buyer

Authorized person:

Technical Coordinator

The Seller

Marcello Borri Phone: +44 01925 603 085

Commercial Business Partne Declan Ward Phone: + 44 07849307912

e-mail: Declan.ward@ukri.org

e-mail: marcello.borri@stfc.ac.uk

Authorized person: Prof. Dr. Vyacheslav Borshchov

Phone: +38 099 311 37 51

delivered by the Seller

Novgorodska str., bld. 3. Kharkiv, 61145. Ukraine

First Deputy General Director - Chief Designer

e-mail: viacheslav.borshchov@cern.ch


Therefore, the parties agree as follow: 1. Subject of the Contract

The Seller sells and the Buyer buys Al-FPCs.

y both parties outside of this contract in the purchase order


UK Research and Innovation (UKRI)


Rutherford Appleton Laboratory, Harwell Campus, Didcot, OX11 0QX, the United Kingdom




Issued on 17/05/2024 Signed on 23/09/2024

Design recap 1










Low TRL OB L4 prototypes: LTU delivery




Science and Technology Facilities Council A lot of details in the design...

I.Tymchuk:

30 masks in total were required for M-FPC + B-FPC-A + B-FPC-B; i.e. 10 photomasks for each FPC were required; (usually a 2 layer FPC requires up to 6 masks)

Additional (test) FPCs shipped to STFC DIL

Additional Test FPCs delivered for SpTAB tunning, test procedure/fixture tunning etc.




marcello.borri@eteter10.2024

ePIC SVT WP3 Electrical Interfaces Meeting


viatcheslav.borshchov@cern.ch, ihor.tymchuk@cern.ch

Visual inspection 1

Alignment of FPC to interface PCB





Probe pads and perforated area



perforated area


Current in/out spTABs at joint with bridge FPC





Visual inspection 2

Schematic cross-section of M-FPC and B-FPC




spTAB

SpTAB test Initial bonds element small precision tools Bond machine was set up with the general 25 µm wire bonding settings: Ultrasonic power (US): 20% Bondforce (BF): 20 cN 7145A-TI-0030-1.00-M Deformation: 35 µm Duration: 70 ms Initial bond position calibration needed work. Uncentred due to Adjusting settings (US18|BF18) Z-axis offset (movement of foil as it is pushed through the Bonds look good, only slight foil breaks (likely too weak) **Pulled foil** Kapton window). UNIVERSITYOF 1915 BIRMINGHAM 06 January 2025 OB module: ad-hoc meeting


... components also sent to the University on Liverpool.






Test plan 1

• Step 1: to test stand-alone M-FPC with interface cards









Test plan 2


KK



Slow Control Clock and TX data SCTL2 & 3



Clarity3d layout simulations of 100 mm pair




- Equipment:
 - Higher spec oscilloscopes & TDR available at RAL (accessed via Oxford)
 - DL to rent similar equipment
- DUT:
 - Assembly of M-FPC & B-FPC is in progress

What do we test for: signal and pwr integrity


- Signal integrity.
 - The ability to propagate signals without distortions
- Factors that contribute to signal integrity degradation:
 - Reflections
 - Impedance discontinuities
 - Cross talk
 - Mutual parasitic capacitance & inductance
 - Skew
 - Propagation delays
 - Jitter
 - Non-uniform impedance, crosstalk, interference, and power supply noise
 - Signal attenuation
 - Losses caused by conductive and dielectric energy dissipation.



- Power integrity
 - Reduced Noise pick up
 - Decoupling capacitors (Equivalent Series Resistor)
 - Coherent grounding strategy over the Power Distribution Network
 - Acceptable IR drop (and related FPC power consumption)



Signal integrity: layout dependent



The most important cause of signal integrity issues in a PCB is faster signal rise times.

| Signal name | Туре | Comment | Coupling | Standard | lpGBT eLink | Rate | |
|------------------------|------|---|------------|-----------------------------------|--------------|--------------|---------|
| slow ctrl clk (down) | AC | from IpGBT to AncASIC | Capacitive | CERN Low Powering Signal (CLPS) | clock-eLink | 80 Mb/s | |
| slow ctrl write (down) | AC | from lpGBT to AncASIC | Capacitive | CERN Low Powering Signal (CLPS) | output-eLink | 80 Mb/s | |
| slow ctrl read (up) | AC | from AncAsic to IpGBT | Capacitive | CERN Low Powering Signal (CLPS) | input-eLink | 160 Mb/s | |
| data | AC | from AncAsic to VTRX+ (1 diff line/AncASIC) | Capacitive | CERN Low Powering Signal (CLPS) | N/A | 5.12 Gb/s (o | 10Gb/s) |
| voltage supply | DC | Max: (2.5V/AncASIC) * (4 AncASIC) | Direct | 10% Vdrop for 2.5V/LAS, is it OK? | N/A | N/A | |
| current | DC | 2.5 A (total per AnASIC) | Direct | | N/A | N/A | |



Q-flex


LANL ordered a copy of the B-FPC (type A) via Q-flex.


• To be delivered;

Q-flex compromised on several features of the original design:

- mounting of passive components;
- surface finish;
- differential tracks impedance changed to 150 Ohm;

Test setup: available






Stack-up

| Slack-up | | |
|----------------|-------------------|------------------------------|
| | 12um polyimide | Top Coverlay |
| | 25um adhesive | Top covertay |
| | L1 17um Aluminium | |
| | 12um adhesive | 0.7mil Aluminium with Kapton |
| | 12um Polyimide | |
| | 25um adhesive | |
| | 25um polyimide | Bondply |
| | 25um adhesive | |
| | 12um Polyimide | |
| | 12um adhesive | 0.7mil Aluminium with Kapton |
| | L2 17um Aluminium | |
| | 25um adhesive | Dettern Courdou |
| | 12um polyimide | Bottom Coverlay |
| Flex Thickness | ~233um +/-10% | |

Next steps

- To start ASAP the electrical characterization of Low TRL OB L4 prototypes;
- To perform comparative interconnection test between wire-bonding and spTAB bonding via ad-hoc daisy chain structures from LTU;
- Complete evaluation of Q-flex;
- Design the next iteration of OB prototypes, in progress (linked to module design).









Overview

LBNL progressing prototyping with Omni Circuit Boards (CA);


Two iterations completed with supplier;

• A third iteration under development;




1st iteration

- Design based on a PCB from another project;
- Pads were OK for wire-bonding, not for soldering
- Significant signal loss was measured



· Connectors were mounted via non-standard methods (removing the soldermask, epoxies).



BERKELEY LAB

Al-based FPC (Yuan Mei)

Constraints from vendor

- Prefer 1mil thick Polyimide-fiber glass substrate (Isola);
- Prefer 20µm Al 8µm Cu Polyimide stack. Can be without Cu, but Al Polyimide adhesion is weak.
- Prefer burying traces between substrates for added strength. 5mil/5mil width/spacing in small area, 7mil/7mil for long traces.
- Not support SMD soldering. Al in a few small places can be plated with 5µm copper for solder.
- 0.016" wide (minimum) cutout. Plated vias must be copper based.


| Material Parameters | | | | 11 | | - | |
|--|-------------------------------|--------------|----------|-------------------------|------------------|----|--|
| Dielectric Isola | P96/P26 | Conductor | Aluminum | - | | 1± | |
| Dielectric Constant | 3.76 | Conductivity | 3.53E+07 | S/m 🔹 | t ≯s⊭ | 1 | |
| Loss Tangent | 0.02 | | | AWR | ↓ ^s t | | |
| | | | | | | | |
| Electrical Characteristi | | | | Physical Characteristic | | | |
| Impedance | 50.0176 | Ohms 💌 | | Physical Length (L) 30 | cm | - | |
| Frequency | 10 | GHz 💌 | | Width (W) 18 | fmil | - | |
| Electrical Length | 5928.79 | deg 🕶 | | Gap (S) 22 | mi | - | |
| Phase Constant | Charles and the second second | deg/m 💌 | | Height(H) 10 | mil | - | |
| Effective Diel. Const. | | _ | | Thickness (T) 25 | um | - | |
| 1 A set of the set | 30.8509 | dB/m .▼ | | | - Farm | | |
| Loss | C Even Mode | Odd Mode | | | | | |



5/9/24

2nd iteration

- Dedicated to signal transmission investigation:
 - understand and improve signal losses: different substrate materials, different width/pitch, with and without soldering mask;
- Use of selective Cu plating for soldering
- Make plated-thru holes in an all-aluminium stack





Updates for Today

- Received a 2nd set of Al-based FPC prototypes from OMNI.
 - Double metal layer with 25 cm long differential lines for high-speed data transmission
- Improvements compared to the previous set
 - Soldering and vias facilitated by selective Cu plating
 - Improved high frequency signal transmission property based on S21 measured up to 4 GHz
 - IBERT test done with FPGA suggests that these FPC support GTY communication @10Gbps
- Questions to follow up:

BERKELEY LAB

- Check the mechanical properties of the FPC
- 2 out of 36 connector pads detached from the FPC when disconnecting the cable
- Total material budget of the FPC is $0.136\% X_0$ (TBC), with dominant contribution from dielectrics. Can this be reduced
- Plan:
 - Manufacture FPC based on LTU/STFC design but modified to be consistent with vendor's design rules if there is no objection.

| 80 | | | | | | | | | | | |
|---|--------------------------------|--------------|-------------------------|---|--|--|---------------------------------|-------|--------|-----|-------------|
| | | | | | | - | | | | | |
| 30 | | | | | | | | | | | |
| -20 | | | | | | | | | | | |
| -20 | | | | | | | | | | | |
| | | | | | | | | | | | |
| -70 | | | | | | | | | | | |
| | | | | | | | | | | | |
| 120 | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | Metrics | | | Settings | | | | | | |
| Name | SCAN_0 | | area: 320 | 0 | Settings Link set | lings: | N/A | | | | |
| | SCAN_0 Scan 0 | Open | area: 320 UI %: 55.5 | | Link set | tings: tal increment: | | | | | |
| Name | | Open Open | | | Link set | . G | | | | | |
| Description | Scan 0 | Open Open | | | Link set Harizon Harizon | tal increment: | 8 | Eve | alat @ | 100 | hnc |
| Name Description Started: Ended | Scan 0 2024-Aug-20 17:53:41 | Open Open | | | Link set Harizon Harizon | tal increment: tal range: increment: | 8 -0.500 UI to 0.500 UI | Eye j | plot @ | 106 | ibps |
| Name Description Storted: Endeck | Scan 0 2024-Aug-20 17:53:41 | Open Open | | | Link set Horizon Horizon Vertical | tal increment: tal range: increment: | 8 -0.500 UI to 0.500 UI 8 | Eye j | plot @ | 100 | 5,8 |
| Name Description Started: Ended | Scan 0 2024-Aug-20 17:53:41 | Open Open | | | Link set Horizon Horizon Vertical | tal increment: tal range: increment: | 8 -0.500 UI to 0.500 UI 8 | Eye ; | plot @ | | ibps ? _ |

*Dielectric substrate is ArlonEmd

BERKELEY LAB


Updates for Today


• The 3rd set of FPC is still under design:

- Discussing with OMNI about the plan to optimize material budget (in progress);
- Two strips have interface pins that share the same structure as the LTU/STFC design;
- Corresponding interface board;
- Two strips are used to test the effect of <u>AC coupling</u> on the signal;
- One strip for the physical property test;
- No spTAB bonding;
- Minimum trace width/distance is 6/6 mil.

(150/150 µm)

- Plan:
 - Manufacture FPC and interface board as soon as we confirm the material budget optimization plan.





Conclusion



Conclusion

Prototyping of FPCs for IB, OB and disks in progress.

- WP3 community active and engaged.
- Key questions to data transmission Vs fabrication technologies to be fully assessed.



Thank you

