


*The ePIC Barrel Imaging Calorimeter*

# AstroPix Wafers, Modules, and Staves



Manoj Jadhav  
Argonne National Laboratory

4<sup>th</sup> BIC In-person Workshop  
April 09-11, 2025



# Biographical Sketch



## GTL - AstroPix Wafers + BIC Modules and Staves

### Argonne Micro-Assembly Facility Technical Project Leader

High Energy Physics Division at  
Argonne National Laboratory

#### Interest:


Silicon detectors R&D, UFSD-LGADs,  
CMOS-MAPS, Thin film detectors

#### Collaboration:


BIC-ePIC  
ITk Pixel Modules - ATLAS Inner Tracker  
Tracker - ComPair2 and AMEGO-X - NASA

#### Past Experience:

Argonne Postdoc - Oct 2018 to May 2022  
PhD - Indian Institute of Technology Bombay, India  
(ALICE Experiment)



## GTL - AstroPix Wafers + BIC Modules and Staves



GTL: Manoj Jadhav  
 Deputy GTL: Sanghoon Lim

### Work Package Scopes:

- **Chip Support**
  - Chip design
  - Version 5 for PREP and Version 6 for Production
- **Wafer Testing**
  - QC procedure
  - wafer/chip QC
  - Wafer dicing and metrology
- **Wafer procurement**
  - wafer procurement
- **Module/Stave Design and Assembly**
  - assembly, loading, and QC procedure
  - Handling and carrier toolings
  - Module assembly and QC
  - Stave loading and QC
- **Stave Bus (actually Module Hybrid-PCB - AstroLinx)**
  - AstroLinx design and fabrication (v3 and v5)
  - Update to AstroLinx for Production (v6)
  - AstroLinx QC

# Outline

## Subtitle



- Test Article evolution - AstroPix versions, QC test stand, Module test article, readout PCB, Staves, handling and loading tools, QC procedure, assembly and loading procedure, production database
- Status overview - Ongoing activities on wafer/chip testing, Module and Stave Design, chip wirebonding and handling tools, readout PCB, 9chip board testing, assembly mockups
- PED/preliminary design(60%) phase & deliverables → August 2025
  - schedules, what is needed, and when
- PED/final design (90%) phase & deliverables → Spring/Summer 2026
  - detailed QC plan, preliminary production-like procedures (scaling)
- Preproduction plans (PREP) (99%/100%)
  - practice of production

# Test Article Evolution



## AstroPix

### BIC PED

AstroPix v3 (1.87 cm × 1.96 cm)

First full size design

Pixel pitch: 500  $\mu$ m

Pixel matrix: 35 × 35

Row/Column readout

0.88 mW/cm<sup>2</sup> analog, 12 mW digital

2.5 MHz timestamp, 200 MHz ToT



AstroPix v4 (1 cm × 1 cm)

Final design engineering run

Pixel pitch: 500  $\mu$ m

Pixel matrix: 13 × 16

Individual pixel readout

0.96 mW/cm<sup>2</sup> analog, 3 mW digital

3 timestamps, 3.25ns time resolution

TuneDAC for pixel-by-pixel thresholds



### BIC PREP

AstroPix v5 (1.87 cm × 1.96 cm)

Final design run

Pixel pitch: 500  $\mu$ m


Pixel matrix: 36 × 34

Individual pixel readout

0.96 mW/cm<sup>2</sup> analog, 3 mW digital

3 timestamps, 3.25ns time resolution

TuneDAC for pixel-by-pixel thresholds



\*Engineering run of v6 during PREP

### BIC Final Chip Design

AstroPix v6 (2 cm × 2 cm)

Pixel pitch: 500  $\mu$ m


Pixel matrix: 39 × 37

Individual pixel readout

2 mW/cm<sup>2</sup>


3 timestamps, 3.25ns time resolution

TuneDAC for pixel-by-pixel thresholds



# Test Article Evolution

## Wafer/Chip QC Test Stand




- Goal
  - Identify defective chips
  - Avoid rework and minimize efforts
  - Achieve best detector performance
- PED
  - Chip QC test stand
  - Design and fabricate probe card (v3)
  - Set initial QC procedure
  - Chip QC on 80 AstroPix chips (v3)
- Milestones
  - Commissioning of test stand
  - **Decision of Chip vs. Wafer QC**
  - QC of 80 chips required for PED
- PREP (Pre-Production)
  - Commissioning of wafer-prober/chip-teststand (at 2 sites)
  - Finalize wafer QC procedure and develop testing FW/SW
  - Establish production workflow for AstroPix chips delivery
  - Test QC on 7500 chips (125 wafers)

# Test Article Evolution

## Modules and Staves

48 sectors  
192 Trays  
56 Staves/sector  
2688 Staves  
32256 Modules  
32256 Modules






### Goal:

- Four imaging layers in a Sector
  - ~435 cm active length
  - Total 48 Sectors
- Tray is a structure holding the AstroPix Staves for a single layer (217.5 cm long)
  - Tray consist of 6-7-7-8 Staves (x2) in a sector
- **Stave consist of 12 AstroPix Modules**
  - Module is an electrically testable elementary unit consist of **9 AstroPix chips** with Hybrid-PCB readout (~18cm)
  - Total 31104 Modules
- Total 279936 AstroPix chips will be used to build the imaging layers
- All Trays will be built using same Modules, standardizing the loading procedure




# Test Article Evolution

## Modules and Staves




PED:

- Proof of principle: daisy-chaining
  - Quadchip board testing (talk by Bobae and Dan)
  - 9-chip PCB (Bobae's talk)
- Build and validate design concept - mechanical support test articles for Modules and stave loading (Sylvester's talk)
  - evaluate and update the design
- Develop Hybrid PCB for module readout (v3) - AstroLinX
- Module assembly mockups with dummy chips
- Module assembly (6 modules) with v3 chips
- Module QC initial procedure
- Load them on Tray through Stave railing
  - - Lanky teenage BCAL (Maria's talk)




# Test Article Evolution

## Modules and Staves



Kevin Bailey  
Medium Energy Group  
Physics Division  
Bldg 203 F-126  
Argonne National Laboratory  
9700 S Cass Ave  
Argonne, IL 60439  
630-252-4036  
Telecommuting - Cell 630-776-5737




### PREP:

- Building half sector (~217 cm)
  - all 6 layers of tracker (6+7+7+7+7+8 Staves)
  - Total 50 Stave - 600 Modules
- Finalize the assembly, loading, and QC procedure
- Update the Hybrid-PCB design for AstroPix v5
- Design and fabricate handling/carrier tools
- Commissioning of pick and place machine for automation of assembly
- **Assembly and Loading procedure**
  - assembly of 600 modules at 3 sites
  - loading modules to Tray
  - QC
- Development of electric and mechanical test articles for AstroPix v6 (final design)
  - Module assembly (v6 engineering run)
  - Stave loading and QC


# Status Overview

## AstroPix Wafers and QC





- AstroPix v5 is ready and waiting for submission (engineering run)
- Final chip (v6) dimensions is 2 cm x 2 cm
- Test stand design finalized at PNU, - (Sanghoon's talk tomorrow)
  - procurement under process
  - v3 probe card design in progress
- In discussion with vender for wafer prober estimates
- v3/v4 chip testing to set QC procedure

AstroPix v5



# Status Overview

## Module and Staves



- **Module design**


- Base Plate (Aluminum)
- Nine AstroPix Chips
- Hybrid PCB

- **Mechanical design**

- Finalized base plate design
- Topic of discussion - locking mechanics
- Initial test article under fabrication


- **Mechanical loading procedure**

- Glass dummies under fabrication
- Ongoing discussion on adhesive selection and glueing procedure
- Wire-bonding procedure under discussion






# Status Overview

## Module and Staves




- **AstroPix testing**
  - AstroPix v3 will be used for PED
  - ongoing quadchip and 9chp board testing
- **Hybrid PCB Design (AstroLinX)**
  - Schematic completed
  - work ongoing on layout design
  - Will be presented tomorrow by Blake



# PED Design and Pre-production Plans




## Milestones - Wafer QC



# PED Design and Pre-production Plans



## Milestones - Modules and Staves



# BACKUP

# AstroPix Coverage




## Active area of the imaging layers

- AstroPix chip size = 2 cm × 2 cm
  - **Active area = 1.95 cm × 1.85 cm**
  - Total Sector length = 435 cm
  - Length to cover with single Stave = 217.5 cm
  - AstroPix chip + gap = 2.01 cm
  - Number of chips required =  $217.5/2.01 = 108.21$
  - 12 Module with 9 chips = **108 AstroPix Chips**
  - Length of the Module =  $9 \times 2.01 = 18.09$  cm
  - Length of the Stave =  $9 \times 2.01 \times 12 = 217.08$  cm
  - Length of Imaging Sector = **434.16 cm**
- Inactive area percentage along Stave = **2.99%**


Transverse Coverage of imaging layers

	Length		Overlap or Inactive	Overlap/Inactive per Stave	Overlap/Inactive per Gap	Inactive
	(mm)		(mm)	(mm)	(mm)	(%)
1	107.257	6	4.243	0.707	0.8486	0.47
3	117.411	7	12.589	1.7984	2.0982	0.43
4	122.488	7	7.512	1.073	1.252	0.41
6	132.642	8	15.858	1.982	2.2654	0.38

# AstroPix Module Test PCB




## HV Filtering




Shunt Regulator for Vssminpix (0.7V) Input (Astropix V3 Only)

## LDO - vminuspix



# AstroPix Module Test PCB



List of I/O		
	V3	V5 (Not Final - need in)
Power	HVIn	HVIn
	HV GND	HV GND
	VDCIN	VDCIN
SPI	MISO0	MISO0
	MISO1	MISO1
	CSN	CSN
	CLK	CLK
	MOSI	MOSI
Sample Clk	SAMPLE_CLK_P	SAMPLE_CLK_P
	SAMPLE_CLK_N	SAMPLE_CLK_N
Shift Register	SR_Ck1	
	SR_Ck2	
	SR_LD	
	SR_SIN	
	SR_RB	
	SR_OUT	
Other	DIGINJ	
	INTERRUPT	
	TIMESTAMP_CLK	TIMESTAMP_CLK
	Hold	
	RES_N	