


eRD109 update: dRICH RDO

Pietro Antonioli, Davide Falchieri, Sandro Geminiani, Giovanni Torromeo
on behalf of the INFN Bologna RDO team


EPIC Electronics & DAQ WG meeting
08 May 2025

Towards RDO final layout

TOP



BOTTOM




News: the PCB layout has been finalized and the PCB fabrication has been launched on Tuesday 06 May 2025


we expect 12 PCBs (of which 10 populated) in 5 weeks: first half of June 2025

4 Channels TX ARTIX Ultrascale+ GTH to VTRX+ receiver
AC coupling termination 100 Ω dielectric FR408HR

ADS Keysight




index	...e(RX0.Height)	...te(RX0.Width)
0.000	0.319	7.861E-11




index	...e(RX1.Height)	...te(RX1.Width)
0.000	0.311	7.666E-11

min. Height





index	...e(RX2.Height)	...te(RX1.Width)
0.000	0.325	7.666E-11






index	...e(RX3.Height)	...te(RX3.Width)
0.000	0.324	7.861E-11

min. Width

Routing of 32 lanes ALCOR bus



ALCOR Q0_1b lane simulation @800MHz (UI=1.25ns)



Assign Models

IC Resistor Capacitor Inductor Bead Quick Terminator Bus Switch

Buffer settings

IN Input

Vih=1.25 V
Vil=1.15 V

Net: Q0_1P_b_FPGAs+Flash/XCAU15P

Part name: xcau15psbvb484-2-e
Library: kintexplus.ibs
Device: kintexplus
Signal: HP_LVDS_DT_I_P
Pin: 494P
Model: HP_LVDS_DT_I

Vcc pin: use model's internal v
Vss pin: use model's internal v

Hint: Use Setup/Power Supplies to change supply voltages.


Edit Model File...

Model to paste


Copy Paste Paste All

Close Annula Applica


8 stacked eyes of ALCOR BUS lanes (Q0_xt,Q0xb)






Differential probe on **ARTIX pins** receiving one lane of the **ALCOR bus @800MHz (1.25ns)**
(IBIS model kintexuplus.ibs)



Differential probe on **100 ohm resistor** that replaces the ARTIX pins receiving one lane of the **ALCOR bus @800MHz (1.25ns)**




- ART_clk+/ART_clk-
- 394MHz
- Driver: U7/28,29 IBIS model: Si5326_3v3_lvds.ibs
- Receiver: U9/L17,L18 IBIS model: kintexuplus.ibs





With R102=100, R138=100, U9

With R102=10M, R138=100, w/o C, with U9




With R102=10M, R138=100, U9

With R102=10M, R138=100, w/o C, w/o U9



ADS Keysight

With R102=10M, R138=100, w/o U9




Firmware design: Artix – Alcor interface

2 Alcor32 chips

Firefly cables

Alinx + FMC breakout board

Ethernet
cable



In order to test the Artix – Alcor interface, we implemented the IPbus firmware on the FPGA. Now we can program the Alcor registers via SPI and we can correctly receive the data

Artix – Alcor interface: data decoding tests

```
Programming 0
----- ALCOR # 0 Complete Setup
KC705 mode set to config
Resetting fifos for ALCOR # 0
Alcor reset and lanes alignment
[AlcorLib] Loading conf from /home/eic/alcor/alcor-utils/conf
----- Setup chip # 0 -----
Lane # : 0 8bit-align OK 32bit-align OK
Lane # : 1 8bit-align OK 32bit-align OK
Lane # : 2 8bit-align OK 32bit-align OK
Lane # : 3 8bit-align OK 32bit-align OK
Enabled lanes for readout 0xf
Setting Alcor registers to default
Setting ECCR to: 0xb01b
Executing custom BCR setup
Loading BCR file /au/pdu/conf/bcr/standard.bcr for chip # 0 ....
Loaded configuration for 8 Bias Control Registers
Executing custom PCR setup (channel ON/OFF driven by PCR file & mask)
Loading PCR file /au/pdu/conf/pcr/maxthreshold.pcr for chip # 0 Mask 4294967295 ....
Loaded specific configuration for 32 channels
Sending test pulse to reset pixel logic
----- End of configuration
kc705-192 chip-0 lane-0: 320014684 Hz
kc705-192 chip-0 lane-1: 319977680 Hz
kc705-192 chip-0 lane-2: 320308341 Hz
kc705-192 chip-0 lane-3: 320462234 Hz
```


from February 2025 meeting


Firmware design

AXAU15 FPGA Dev Board & Kit with AMD Artix US+ XCAU15P



Alinx

FMC SFP board




This commercial board hosts the same FPGA as the RDO (AU15P), but with a different package: we are using it to perform firmware design and test before the first RDO board is available

Firmware design: Artix – SFP interface


from February 2025 meeting

Alinx + FMC SFP board

Ethernet
cable



GBIC SFP with RJ45 connector



In order to mimic the Artix – VTRx+ interface, we implemented the IPbus firmware on the FPGA and tested it

Firmware design: Artix – SFP interface


now working on



NIC card

optical cable

Alinx + FMC SFP board




The goal is to have a working IPbus firmware on the FPGA working over optical fiber

Next steps

- learn as much as we can from the Alinx board until the RDO is available
- prepare a firmware for the RDO board to start the tests as soon as the board is ready

Thanks!

Backup




data

ser_clock

Average tap delay @ 300 MHz = 2 ps, 512 taps available
for a total span of ~1.1 ns

The tap value is chosen via SW, then the sync procedure is run (bitflip mechanism)



Artix – Alcor interface: data decoding tests

