
Tree-distilled

Λ

anomaly detect Autoencoder on FPGA to compress data





Tae Min Hong





AI4EIC, MIT

October 27, 2025

https://indico.bnl.gov/event/28082/contributions/115514/

Outline

Introduction

Anomaly Detection

Trees on FPGA

Data Compression

- **FPGA** Field programmable gate arrays
- **AE** Autoencoder
- **DT-AE** Decision Tree AE
- Train DT-AE → Deploy Trees
- Regression
- Decision Tree structure
- HLS vs. VHDL

1st time showing

- Train VAE → Deploy Trees
- Data compression


1st time showing

Code & git & slides & videos

Why FPGA (vs. CPU)




Animation from https://qbaylogic.com/wp-content/uploads/2024/05/Animation_CPU-vs-FPGA.mp4



Normal processor

Software controls computation process

One operation per clock tick typical timing 100-3 ms



FPGAComputation integrated in hardware

◆ロ > ◆昼 > ◆ 重 > ◆ 重 * り < ②</p>

Many operations per clock tick typical latency « μs, thruput » 1 MHz


Autoencoder recap



6272

Example: handwritten digits


28 x 28 pixel images



Corresponding MNIST data sample

Image	Pixel I	Pixel 2	Pixel 300	Pixel 783	Pixel 784
Ι	0	0	 240	 0	0
2	0	-	 255	 0	0
	:		 	 	
500k	0	0	 231	 0	0

16 x 16 pixel (1-bit)



pixels $28^2 = 784$ # bits per pixel 8-bits \times 8

bits per image 6272

bits per image $16^2 \cdot 1 = \div 256$ Compression factor 24.5

Compression isn't hard, but autoencoder can do better


Autoencoder recap



Example: handwritten digits

(8-bit pixels on 28x28 grid)

• Teach it 0, 1, 2, 3, 4 with a sample (doesn't know about 9!)



Meaning

- Input-output distance is relatively small = good compression
- Input-output distance is relatively large = bad compression

Strategy



How should we call the autoencoder?

Training done offline on CPU

Neural networkbased training Decision treebased training

Anomaly detection

- Govorkova et al.,
 Nat. Mach. Intell. 4 (2022) 154
- CMS Collaboration,
 Comput. Softw. Big Sci. 8 (2024) 11

Data compression

Guglielmo et al.,
 IEEE Trans. Nucl. Sci. 68 (2021) 2179

Not a comprehensive list

Anomaly detection

- Roche, TMH et al.,
 Nat. Comm. 15 (2024) 3527
 http://doi.org/10.1038/s41467-024-47704-8
- Ercikti & TMH using VHDL
 This talk

Deployment for online on FPGA

Neural networkbased design Decision treebased design

Certains possible pri

I'll start with these



Training done offline on CPU

Neural networkbased training Decision treebased training

Deployment for online on FPGA

Neural networkbased design


Decision treebased design

Autoencoders



NNAE


- Training is a black box, done offline
- Latent space is complex



From CMS Machine Learning Group https://cms-ml.github.io/documentation/training/autoencoders.html

"Starcoder" DT-AE

- Training is sampling of 1d pdfs
- Latent space is simple / interpretable



FPGA version simplified for anomaly at CMS • FPGA version can optionally skip latent sp.

From CMS Public Note, DP-2023/079 https://cds.cern.ch/record/2876546/files/DP2023 079.pdf





Image from https://medium.com/@rushikesh.shende/autoencoders-variationalautoencoders-vae-and-β-vae-ceba9998773d



DT-AE training developed in-house






Training by sampling 1d projection of input variables

- It's doing density estimation
- Encoding: Input variables → which bin it's in


Decoding returns "reconstruction point"

Decoding: Bin → median of the training data in that bin




Start over






Choose 1 variable, sample a cut









Repeat









Bins





Choose median value






AE becomes anomaly detector



How does this detect anomalies?

- Define: Distance between input output = anomaly score
- Non-anomaly
 - Input is similar to training data
 - Will likely land in a small bin → close to the reconstruction point

- Anomaly
 - Input is not similar to training data
 - Will likely land in a large bin >
 far from the reconstruction point




Realized we can skip latent space



Decode?

- Encode: input var → bin #
- Decode: bin # → coord.




Encode: return bin 3 Decode bin 3: return (5,4)

return (5,4)

No need to encode

Starcode: input var → coord.



Starcoder vs. hls4ml



Signal efficiency (TPR)

Works well


- Physics (plots)
- FPGA (table)


Comparison

- hIs4mI NN-AE
 Nature Mach. Intell. 4 (2022) 154
- Physics: comparable AUC
- FPGA results

Update

Starcoder result here uses
 HLS trees. Recently upgraded
 to VHDL trees (next slide)





	hls4ml	starcoder-hls
Clock speed	200 MHz	200 MHz
Latency	80 ns	30 ns
Interval	5 ns	5 ns
FF	0.5%	0.6%
LUT	3%	9%
DSP	1%	0.8%
BRAM	0.3%	0

HLS vs. VHDL trees



Starcoder got an update

- HLS High-Level Synthesis
- VHDL VHSIC Hardware Description Language
 Very High-Speed Integrated Circuit
- Tree design based on Serhiayenka, TMH et al. NIM A 1072 (2025) 170209 http://doi.org/10.1016/j.nima.2025.170209

Results

- VHDL is 3-5x more efficient
- Finishing up final testbench
- Will write-up in proceedings



write VHDL directly

	starcoder-hls	starcoder-vhdl		
Clock speed	200 MHz	320 MHz		
Latency	30 ns	25 ns		
FF	0.6%	3.2x smaller		
LUT	9%	5.3x smaller		
DSP	0.8%	0		
BRAM	0	0		

Now the diagonal - 1



Training
done offline on CPU

Neural networkbased training


Decision treebased training

Anomaly detection

Gupta (for ATLAS)
 Pheno Symposium 2025
 https://indico.global/event/812/contributions/126571

Deployment for online on FPGA

Neural networkbased design Decision treebased design



· Carlson, TMH et al. JINST 17, P09039 (2022)

http://doi.org/10.1088/1748-0221/17/09/P09039

How it looks like in an experiment


R. Gupta



I'm not representing ATLAS today

Training: Variational Autoencoder Data: enhanced bias 2024 data (ATL-DAQ-PUB-2016-002) Preselection: 2MU3VF

- At most 3 leading muons (leading in p_τ) per event.
- Train on unlabeled dimuon events (p_T, η, φ of muon pairs) (details in backup).
- Consider all combinations (e.g. 3 muon pairs) for one event.
- Regressed variables in the model: mass, ΔR, Δφ
- VAE architecture:
 - Encoder: 4 layers
 - Latent space: 8D Gaussian (μ + σ \rightarrow 16 values)
 - Decoder reconstructs inputs + predicts auxiliary vars $(m_{\mu\nu}, \Delta R, |\Delta \phi|)$
- Anomaly score = average value over 8σ variables in latent space.
- train a BDT regression to learn the NN score
- Same 6 variables as inputs for the BDT (2 muons' $P_T^{}$, η , ϕ)
- BDTs trained with TMVA: 200 trees, Depth of 20.



Being commissioned at ATLAS


- Train VAE for 3 muons
- Executes in 1 clock tick (25 ns)

Method

- Chop-off the decoder
- Regress the latent space variables

Physics result

Unique B physics signal at L1



Gupta
 Pheno Symposium 2025 in Pittsburgh
 https://indico.global/event/812/contributions/126571

Now the diagonal - 2



Training
done offline on CPU

Neural networkbased training

Decision treebased training

Data compression

This talk

Deployment for online on FPGA


Neural networkbased design

Decision treebased design

Data compression using VAE




Use toy calorimeter dataset




Pittsburgh

Tabular encoder

Physics is preserved



- Convert VAE into tabular format
- Tabular? Next slide




Paper in preparation


Tabular?



Parallel implementation of decision tree on FPGA

 B. Carlson, TMH et al.
 J. Instrum. 17 (2022) P09039 http://doi.org/10.1088/1748-0221/17/09/P09039








Destination bin	Decision path
b ₀	not(q _i) and not(q _{ii})
b ₂	q _i
b ₁₀	not(q _i) and q _{ii} and not(q _{iii})
b ₁₁	not(q _i) and q _{ii} and q _{iii}

Tabular design

Parallel implementation







Using Xilinx Ultrascale+ VU9P (vcu118) at 200 MHz

Feature	Value
Latency	2 clock ticks (50 ns)
Interval	1 clock tick (25 ns)
Flip-flops (FF)	10399 (0.44%)
Look-up tables (LUT)	13274 (1.1%)
Digital signal processors (DSPs)	0
Block-RAM (BRAM)	9 (0.36%)
Ultra-RAM (URAM)	0

Serhiayenka, TMH et al. NIM A **1072** (2025) 170209

http://doi.org/10.1016/j.nima.2025.170209




Fun slide - question




Can you guess what these are? Hint: Belgian traffic signs

https://btsd.ethz.ch/shareddata

AE output











· Timofte et al., IEEE Workshop on Appl. of Comp. Vision, WACV 2009 https://btsd.ethz.ch/shareddata/publications/Timofte-WACV-2009.pdf

Fun slide - answer



Were you right?

AE input












Tabular VAE















 Timofte et al., IEEE Workshop on Appl. of Comp. Vision, WACV 2009 https://btsd.ethz.ch/shareddata/publications/Timofte-WACV-2009.pdf

Python-based code

Availability

gitlab.com/PittHongGroup/fwX

parallel cuts (paper 1)

Shared by email request

parallel paths (paper 2)


autoencoder (paper 3)

hardware tree (paper 4)

Collaborators welcome







Git structure

Hong Pittsburgh

Same structure for all methods

• gitlab.com/PittHongGroup/fwX


parallel cuts (paper 1) - tutorial today

Available by request

parallel paths (paper 2)

autoencoder (paper 3)

hardware tree (paper 4)



Xconfig
 creates model configuration
 tutorial - part 1

Xfirmware
 writes HLS or VHDL
 tutorial - part 2

data

config file

HIS or

VHDL

bitstream


testbench

Vivadosynthesize & testbenchtutorial - part 3

FW testbench w/ IP available




http://d-scholarship.pitt.edu/45784/





Creating New Project in Vivado

Open Vivado 2019.2 and select "create new Project." On the following pop-up, select "next," and you will be prompted to name the project. Name the project as you wish and choose a location to store it. Keep clicking next until you reach a page that prompts you to select the part/ board. For this tutorial, we will be using the Virtex UltraScale+ VCU118 board. After you have selected your part or board, keeping clicking "next" until you have reached the end of the setup page.



Screenshots in the document








More info

Start page

• fwx.pitt.edu

Content
 Links to papers
 Links to talks
 Links to datasets
 Links to testbenches





3	Anomaly detection with end-to- end decision tree-based autoencoder in HLS		detection, Mendeley Data, doi: 10.17632/y698s5kscs.1 (2023-04-11). This sample is used in v1 of the paper draft [arXiv:2304.03836v1] • fwXmachina example: Anomaly detection for two photons and two jets, Mendeley Data, doi: 10.17632/441976dyrj.1 (2024-02-05). This sample is used in the final version of the paper.		 Python: Available upon request IP testbench: Xilinx inputs for nanosecond anomaly detection with decision trees, http://d-scholarship.pitt.edu/id/eprint/44431 (2023-04-23). The testbench is used in v1 of the paper draft [arXiv:2304.03836v1] IP testbench: Xilinx inputs for nanosecond anomaly detection with decision trees for two photons and two jets, http://d-scholarship.pitt.edu/id/eprint/45784 (2024-02-01). This testbench is used in the final version. 		
4	Application in ATLAS Upgrade		0 -		0 -		
alks	/ Posters	Type: Title		Veni	e / Link	Speaker	
1	2021-05-24		to hls4ml's boosted decision tree	Venue / Link Phenomenology Symposium, Pheno 2021,		T.M. Hong	
2	2021-06-06	results Poster: Nanosecond machine learning with BDT for high energy physics			al HEP conference on Run4@LHC, iell 2021, indico	B.T. Carlson	
3	2021-07-13	Talk: Nanosecond machine learning with BDT for high energy physics			on of Particles and Fields (DPF) in the ican Physical Society (APS), indico	B.T Carlson	
4	2021-09-28	Seminar: Invisible Higgs decays & trigger challenges at the LHC		Unive	ersity of Geneva, Switzerland	T.M. Hong	
5	2021-10-18	Talk: Presentation of fwX BDT		Expe	Int'l Conf. on Accelerator and Large rimental Physics Control Systems, PCS 2021, indico	S.T. Roche	
6	2021-10-22	Seminar: Machine learning in real-time triggers at the LHC: A discussion on Machine learning, Boosted decision trees, Real-time trigger, and ML on FPGA		Department of Physics, University of Tennessee, Knoxville		T.M. Hong	
7	2021-10-20	Poster: Presentation of fwX BDT		IEEE Nuclear Science Symposium and Medical Imaging Conference, 2021 IEEE NSS MIC, link		S.T. Racz	
8	2021-12-04	Talk: Comparisons of fwX's BDT to hls4ml's neural network results		PIKIMO 11, indico		T.M. Hong	
9	2023-05-12	Talk: Decision tree autoencoder anomaly detection on FPGA at L1 triggers		Phenomenology Symposium, Pheno 2023, indico		S.T. Roche	
10	2023-09-25	Talk: fwXmachina part 1: Classification with boosted decision trees on FPGA for L1 trigger		Fast Machine Learning for Science Workshop 2023, indico		T.M. Hong	

o fwXmachina example: Anomaly

Tutorial

SMARTHEP Edge ML School 9/24/24
 Slides

indico.cern.ch/event/1405026/contributions/6103378/

Videos on synthesizing & test bench indico.cern.ch/event/1405026/contributions/6103386/

