



July 10, 2025, EIC SVT Workshop

MOSAIX Mockup Board

Joachim Schambach

ORNL




U.S. DEPARTMENT OF
ENERGY


ORNL IS MANAGED BY UT-BATTELLE LLC
FOR THE US DEPARTMENT OF ENERGY




MOSAIX Hardware Mockup & Aggregator Board Prototypes



Mockup of MOSAIX with FPGA Firmware



Overview



Mockup Board Content

- IpGBT v1
- HPC FMC Interface
- 3 VTRx+
 - 1 slow controls interface (1 TX, 1RX)
 - 2 data interface (4 TX each, 8 TX total)
- IpGBT GPIO interfaces:
 - RST & DISABLE to 2 Data VTRx+
 - Monitoring MUX
 - Debug LEDs
- IpGBT I2C (master) interfaces to 3 VTRx+
- LEDs for debugging
- FMC EEPROM (programmed to provide for 1.2V)
- IpGBT Mode & Address switches
- Power from FMC or separate connector
- Possibility for External Reference clock
- IpGBT ADC interfaces (with MUX):
 - V & I monitoring
 - VTRx+ RSSI
 - VTRx+ Thermistors
- 3 IpGBT clocks:
 - 2 PSCLK
 - 1 ECLK
- 4 ePort OUT: SC_CORE_WR, SC_SRV_WR, SYNC, RSTB
- 2 ePort IN: SC_CORE_RD, SC_SRV_RD
- piGBT compatible IpGBT Configuration Connector
- IpBGT Configuration from FMC connector

Production Status

- 2 Versions produced:
 - V1.0 produced 5 PCB, but only one was assembled
 - V1.0 had several issues that required a re-spin
 - V1.1 produced 5 boards
 - One further issue discovered (2 voltages connected together on FMC connector that shouldn't be), but should pose no problems with common eval boards
 - Other than that all 5 boards tested OK (so far)
- 2 boards distributed to Zhenyu and James G.
- First version of a Manual written

ORNL MOSAIX Mockup Board v1.1 Manual

Caution:



The FMC standard provides two 3.3V supplies on the FMC connector:

1. 3P3V_AUX (pin 32) to power the EEPROM
2. 3P3V (pins C39, D36, D38, and D40) for customer circuits


Connecting these two together can damage or malfunction the FPGA based board in case these two supplies come from two different voltage regulators.

Unfortunately, on the ORNL MOSAIX Mockup board these two supplies have been connected together. However, so far, all the FPGA boards I have checked use the same voltage regulator for these voltage rails, so use of this board with the FPGA boards ZCU104, ZCU102, and KCU105 should be OK.

The photograph shows a complex electronic test setup on a blue surface. In the background, a Tektronix oscilloscope and a power supply are visible. Several circuit boards, including a 100 Gbps optical transceiver, are connected by various cables. A diagram in the top left corner indicates the dimensions of the setup: 11.5mm, 6.3mm, and 7.6mm.



Test Setup at ORNL



Test Procedures - so far

- Test Hardware Setup:

- ZCU102 as FELIX or Fiber aggregation stand in
- Samtec Optical FireFly FMC eval board
- Si5344H to provide 320MHz reference clock (“GTU”)
- PiGBT interface on Raspberry Pi
- KCU105 as MOSAIX firmware mockup
- High-speed Scope
- Custom Fiber fanouts

- ZCU Firmware:

- PetaLinux in PS, including “fpgautil” (for quickly changing PL firmware), I2C interface to FireFly, GPIO to FireFly, XVC server for Vivado debug interface (VIO & ILA) over net
- PL running (ported) CERN lpGBT-FPGA firmware from CERN to interface to the slow control fibers, using FEC12, 10.24Gbps
- PL firmware with 4 GTH 10b8b receivers, both VIO and ILA
- PL firmware using CERN slow controls interface for control of the lpGBT registers vi the IC bits of the lpGBT frame

- KCU105 Firmware:

- Simple ILA receiver for ePort OUT interfaces on FMC
- HSSIO @320MHz for ePort out, configurable with either fixed pattern (programmable via VIO), or PRBS
- 8 GTH 10b8b TX for VTRx+ HS Data with reference clock from lpGBT via FMC; configurable as either “comma”, fixed pattern, or PRBS (via VIO)



- Tests performed so far:

- lpGBT connection (FEC12, 10.24Gbps)
- Change of FireFly modulation
- GPIO tests (MUX, LEDs)
- I2C tests to VTRx+
- ADC reads (voltages, currents, RSSI, thermistors)
- ePort Tests (IN and OUT)
- HS Data Tests @ 10.24 Gbps, 10b8b comma and fixed
- VTRx+ configurations; enable all 4 TX

Mockup Board Future

- Need to implement ITS3 MOSAIX Test System Firmware from ITS3 WP3 (made available to us by ITS3 in gitlab, but without further support other than Wiki documentation)
- Consists of two distinct top-level designs:
 - **MOSAIX Test System (MTS)**: the backend system for the MOSAIX, handling all of the MOSAIX interfaces like slow control, sync and high-speed data links
 - **MOSAIX Model (MM)**: A functional emulation of the MOSAIX, used primarily for development and verification (encrypted)
- Currently targeted to an Enclustra eval board containing an Altera Aria10 FPGA; needs to be ported to our setup with the Mockup board connected to Xilinx evaluation boards
- Includes simulation targeted to RivieraPro Simulator
- Communication with MTS and MM provided using IPbus over USB (FX3)

Top Level Block Diagrams



USA: unit service-node addressing
GSA: global service-node addressing

UTA: unit tile addressing
GTA: global tile addressing

RSU 0											
UNIT SLICE: 0						UNIT SLICE: 1					
SRV_NODE	TILE	TILE	TILE	SRV_NODE	TILE	TILE	TILE	SRV_NODE	TILE	TILE	TILE
USA: 0, 0 GSA: 0	UTA: 0, 0, 0 GTA: 0	UTA: 0, 1, 0 GTA: 1	UTA: 0, 2, 0 GTA: 2	USA: 1, 0 GSA: 1	UTA: 1, 0, 0 GTA: 3	UTA: 1, 1, 0 GTA: 4	UTA: 1, 2, 0 GTA: 5	USA: 2, 0 GSA: 4	UTA: 2, 0, 0 GTA: 12	UTA: 2, 1, 0 GTA: 13	UTA: 2, 2, 0 GTA: 14
USA: 0, 1 GSA: 2	UTA: 0, 0, 1 GTA: 6	UTA: 0, 1, 1 GTA: 7	UTA: 0, 2, 1 GTA: 8	USA: 1, 1 GSA: 3	UTA: 1, 0, 1 GTA: 9	UTA: 1, 1, 1 GTA: 10	UTA: 1, 2, 1 GTA: 11	USA: 2, 1 GSA: 6	UTA: 2, 0, 1 GTA: 18	UTA: 2, 1, 1 GTA: 19	UTA: 2, 2, 1 GTA: 20
UNIT SLICE: 0						UNIT SLICE: 1					
SRV_NODE	TILE	TILE	TILE	SRV_NODE	TILE	TILE	TILE	SRV_NODE	TILE	TILE	TILE
USA: 0, 0 GSA: 0	UTA: 0, 0, 0 GTA: 0	UTA: 0, 1, 0 GTA: 1	UTA: 0, 2, 0 GTA: 2	USA: 1, 0 GSA: 1	UTA: 1, 0, 0 GTA: 3	UTA: 1, 1, 0 GTA: 4	UTA: 1, 2, 0 GTA: 5	USA: 2, 0 GSA: 4	UTA: 2, 0, 0 GTA: 12	UTA: 2, 1, 0 GTA: 13	UTA: 2, 2, 0 GTA: 14
USA: 0, 1 GSA: 2	UTA: 0, 0, 1 GTA: 6	UTA: 0, 1, 1 GTA: 7	UTA: 0, 2, 1 GTA: 8	USA: 1, 1 GSA: 3	UTA: 1, 0, 1 GTA: 9	UTA: 1, 1, 1 GTA: 10	UTA: 1, 2, 1 GTA: 11	USA: 2, 1 GSA: 6	UTA: 2, 0, 1 GTA: 18	UTA: 2, 1, 1 GTA: 19	UTA: 2, 2, 1 GTA: 20

RSU 1											
UNIT SLICE: 2						UNIT SLICE: 3					
SRV_NODE	TILE	TILE	TILE	SRV_NODE	TILE	TILE	TILE	SRV_NODE	TILE	TILE	TILE
USA: 2, 0 GSA: 4	UTA: 2, 0, 0 GTA: 12	UTA: 2, 1, 0 GTA: 13	UTA: 2, 2, 0 GTA: 14	USA: 3, 0 GSA: 5	UTA: 3, 0, 0 GTA: 15	UTA: 3, 1, 0 GTA: 16	UTA: 3, 2, 0 GTA: 17	USA: 3, 1 GSA: 7	UTA: 3, 0, 1 GTA: 21	UTA: 3, 1, 1 GTA: 22	UTA: 3, 2, 1 GTA: 23
USA: 2, 1 GSA: 6	UTA: 2, 0, 1 GTA: 18	UTA: 2, 1, 1 GTA: 19	UTA: 2, 2, 1 GTA: 20	USA: 3, 1 GSA: 7	UTA: 3, 0, 1 GTA: 21	UTA: 3, 1, 1 GTA: 22	UTA: 3, 2, 1 GTA: 23	USA: 3, 1 GSA: 7	UTA: 3, 0, 1 GTA: 21	UTA: 3, 1, 1 GTA: 22	UTA: 3, 2, 1 GTA: 23
UNIT SLICE: 2						UNIT SLICE: 3					
SRV_NODE	TILE	TILE	TILE	SRV_NODE	TILE	TILE	TILE	SRV_NODE	TILE	TILE	TILE
USA: 2, 0 GSA: 4	UTA: 2, 0, 0 GTA: 12	UTA: 2, 1, 0 GTA: 13	UTA: 2, 2, 0 GTA: 14	USA: 3, 0 GSA: 5	UTA: 3, 0, 0 GTA: 15	UTA: 3, 1, 0 GTA: 16	UTA: 3, 2, 0 GTA: 17	USA: 3, 1 GSA: 7	UTA: 3, 0, 1 GTA: 21	UTA: 3, 1, 1 GTA: 22	UTA: 3, 2, 1 GTA: 23
USA: 2, 1 GSA: 6	UTA: 2, 0, 1 GTA: 18	UTA: 2, 1, 1 GTA: 19	UTA: 2, 2, 1 GTA: 20	USA: 3, 1 GSA: 7	UTA: 3, 0, 1 GTA: 21	UTA: 3, 1, 1 GTA: 22	UTA: 3, 2, 1 GTA: 23	USA: 3, 1 GSA: 7	UTA: 3, 0, 1 GTA: 21	UTA: 3, 1, 1 GTA: 22	UTA: 3, 2, 1 GTA: 23

RSU 2											
UNIT SLICE: 4						UNIT SLICE: 5					
SRV_NODE	TILE	TILE	TILE	SRV_NODE	TILE	TILE	TILE	SRV_NODE	TILE	TILE	TILE
USA: 4, 0 GSA: 8	UTA: 4, 0, 0 GTA: 24	UTA: 4, 1, 0 GTA: 25	UTA: 4, 2, 0 GTA: 26	USA: 5, 0 GSA: 9	UTA: 5, 0, 0 GTA: 27	UTA: 5, 1, 0 GTA: 28	UTA: 5, 2, 0 GTA: 29	USA: 6, 0 GSA: 12	UTA: 6, 0, 0 GTA: 36	UTA: 6, 1, 0 GTA: 37	UTA: 6, 2, 0 GTA: 38
USA: 4, 1 GSA: 10	UTA: 4, 0, 1 GTA: 30	UTA: 4, 1, 1 GTA: 31	UTA: 4, 2, 1 GTA: 32	USA: 5, 1 GSA: 11	UTA: 5, 0, 1 GTA: 33	UTA: 5, 1, 1 GTA: 34	UTA: 5, 2, 1 GTA: 35	USA: 6, 1 GSA: 14	UTA: 6, 0, 1 GTA: 42	UTA: 6, 1, 1 GTA: 43	UTA: 6, 2, 1 GTA: 44
UNIT SLICE: 4						UNIT SLICE: 5					
SRV_NODE	TILE	TILE	TILE	SRV_NODE	TILE	TILE	TILE	SRV_NODE	TILE	TILE	TILE
USA: 4, 0 GSA: 8	UTA: 4, 0, 0 GTA: 24	UTA: 4, 1, 0 GTA: 25	UTA: 4, 2, 0 GTA: 26	USA: 5, 0 GSA: 9	UTA: 5, 0, 0 GTA: 27	UTA: 5, 1, 0 GTA: 28	UTA: 5, 2, 0 GTA: 29	USA: 6, 0 GSA: 12	UTA: 6, 0, 0 GTA: 36	UTA: 6, 1, 0 GTA: 37	UTA: 6, 2, 0 GTA: 38
USA: 4, 1 GSA: 10	UTA: 4, 0, 1 GTA: 30	UTA: 4, 1, 1 GTA: 31	UTA: 4, 2, 1 GTA: 32	USA: 5, 1 GSA: 11	UTA: 5, 0, 1 GTA: 33	UTA: 5, 1, 1 GTA: 34	UTA: 5, 2, 1 GTA: 35	USA: 6, 1 GSA: 14	UTA: 6, 0, 1 GTA: 42	UTA: 6, 1, 1 GTA: 43	UTA: 6, 2, 1 GTA: 44

RSU 3											
UNIT SLICE: 6						UNIT SLICE: 7					
SRV_NODE	TILE	TILE	TILE	SRV_NODE	TILE	TILE	TILE	SRV_NODE	TILE	TILE	TILE
USA: 6, 0 GSA: 12	UTA: 6, 0, 0 GTA: 36	UTA: 6, 1, 0 GTA: 37	UTA: 6, 2, 0 GTA: 38	USA: 7, 0 GSA: 13	UTA: 7, 0, 0 GTA: 39	UTA: 7, 1, 0 GTA: 40	UTA: 7, 2, 0 GTA: 41	USA: 7, 1 GSA: 15	UTA: 7, 0, 1 GTA: 45	UTA: 7, 1, 1 GTA: 46	UTA: 7, 2, 1 GTA: 47
USA: 6, 1 GSA: 14	UTA: 6, 0, 1 GTA: 42	UTA: 6, 1, 1 GTA: 43	UTA: 6, 2, 1 GTA: 44	USA: 7, 1 GSA: 15	UTA: 7, 0, 1 GTA: 45	UTA: 7, 1, 1 GTA: 46	UTA: 7, 2, 1 GTA: 47	USA: 7, 1 GSA: 15	UTA: 7, 0, 1 GTA: 45	UTA: 7, 1, 1 GTA: 46	UTA: 7, 2, 1 GTA: 47
UNIT SLICE: 6						UNIT SLICE: 7					
SRV_NODE	TILE	TILE	TILE	SRV_NODE	TILE	TILE	TILE	SRV_NODE	TILE	TILE	TILE
USA: 6, 0 GSA: 12	UTA: 6, 0, 0 GTA: 36	UTA: 6, 1, 0 GTA: 37	UTA: 6, 2, 0 GTA: 38	USA: 7, 0 GSA: 13	UTA: 7, 0, 0 GTA: 39	UTA: 7, 1, 0 GTA: 40	UTA: 7, 2, 0 GTA: 41	USA: 7, 1 GSA: 15	UTA: 7, 0, 1 GTA: 45	UTA: 7, 1, 1 GTA: 46	UTA: 7, 2, 1 GTA: 47
USA: 6, 1 GSA: 14	UTA: 6, 0, 1 GTA: 42	UTA: 6, 1, 1 GTA: 43	UTA: 6, 2, 1 GTA: 44	USA: 7, 1 GSA: 15	UTA: 7, 0, 1 GTA: 45	UTA: 7, 1, 1 GTA: 46	UTA: 7, 2, 1 GTA: 47	USA: 7, 1 GSA: 15	UTA: 7, 0, 1 GTA: 45	UTA: 7, 1, 1 GTA: 46	UTA: 7, 2, 1 GTA: 47