



ClockFanout
PCIeConnector




ClockDist
ClockBlock.SchDoc




KU15PA
KINTEXsom.SchDoc




KU15PB
KINTEXsom.SchDoc



ZYNQ50M
ZYNQsom.SchDoc



PowerBlock
PowerDist



Title		
Size	Number	Revision
Tabloid		
Date:	11/05/2025	Sheet of
File:	C:\pcb\protoGTU\protoGTUtop.SchDoc	Drawn By:

1

2

3

4

5

6

1

2

3

4

5

6

A

A

B


B

C


C

D
















D




Title		
Size	Number	Revision
Date:	11/05/2025	Sheet of
File:	C:\pcb\protoGTU\PCleConnector.SchDoc	Drawn by:



Title		
Size	Number	Revision
Letter		
Date:	11/05/2025	Sheet of
File:	C:\pcb\protoGTU\PECLTerm.SchDoc	Drawn By:



Title		
Size	Number	Revision
C		
Date:	11/05/2025	Sheet of
File:	C:\pcb\protoGTU\PowerDist.SchDoc	Drawn By:



16-layer PCB of 80 mm x 80 mm x 11.8 mm
Banks 64, 65, 66, 67, 68 VCCQ inputs (1.2-1.8 V) Banks 90, 91, 93, 94 +3.3V, Banks 501, 502 +1.8V by SOM
TopLeft or J33

TopRight or J36







RightTop or J29

BottomLeft or J32





BottomRight or J31

RightBottom or J30





File	Date	Rev	Sheet
C:\tech\proj\GUT\GUT\GUT_SchM.D	11/05/2005		8



Title			
QSF1 Interface			
Size	Number	Revision	
B	QSF1		
Date:	11/05/2025	Sheet of	13
File:	C:\pcb\protoGTU\QSFsheet.SchDoc	Drawn By:	GU




Title		
Size	Number	Revision
Tabloid		
Date:	11/05/2025	Sheet of
File:	C:\pcb\protoGTU\ETHbaseT.SchDoc	Drawn By:




Title		
Size	Number	Revision
Letter		
Date:	11/05/2025	Sheet of
File:	C:\pcb\protoGTU\UARTport.SchDoc	Drawn By:

USBVBUS is pulled high by 3.24K, but if the VBUSUSB (at connector) is short to ground, it will be pulled low by 1.02K, hence disabled the power switch









Title		
Size	Number	Revision
Letter		
Date:	11/05/2025	Sheet of
File:	C:\pcb\protoGTU\USB20port.SchDoc	Drawn By:



File	Number	Revision
C:\tech\protom\GU_ClockBlock_SchDoc	11052005	1

File: C:\tech\protom\GU_ClockBlock_SchDoc
Date: 11/05/2005
Sheet: 1 of 1
Drawn By: [Name]



1 2 3 4 5 6

A

A

B







B

C

C

D

D



Title			
Fiber Interface			
Size	Number	Revision	
B	9		
Date:	11/05/2025	Sheet of	13
File:	C:\pcb\protoGTU\SamtecB04.SchDoc	Drawn By:	GU

1 2 3 4 5 6