



Jan 21, 2026, BNL

Readout electronics for CALOROC

PRESENTED BY

Norbert Novitzky

ORNL




U.S. DEPARTMENT
of ENERGY

ORNL IS MANAGED BY UT-BATTELLE LLC
FOR THE US DEPARTMENT OF ENERGY




Where are we at



We have a protoboard2.0 supported from the eRD109:


- Containing 2 H2GCROCs
- KCU firmware for readout
 - Now upgraded to 10Gbps readout
 - 2 protoboard per KCU is supported
- We produced ~20 protoboards, all calorimeters have a board
- Clock board, interface boards, trigger boards, cables, etc
 - These are supporting the readout, but it is also 'work and money'

Software



After the upgrade for 10Gbps, the python3 GUI is not really great (unless you limit the trigger rate)

Moved to RCDAQ




We keep the slow control



- I2C settings for the chip

and calibration in a python script:

- ADC calibration
- TOA and TOT calibration
- Injection tests
- Dac scan (for checking the full range)



Software 2




Some challenges of the readout

Protoboard was made to make the first tests with the existing H2GCROC:


- Compatible with the CAEN backboards
 - Enable direct comparison of CAEN/H2GCROC readouts
- KCU for readout
 - We had it on hand
 - Now it is quite expensive, about 8000\$
 - Only 4 chips/FPGA because of the space, not because of the FPGA

This is now obsolete, it will not work with the CALOROC chips

Test with the LpGBT



Generic RDO (gRDO)




Generic RDO board:


- Mezzanine for the FPGA is prepared. Only input is 12V power and the rest is on the board
- Two types with different memory unit. Large memory might be needed for the aggregation work
- Baseboard needs some extra work
 - This is for basic testing, can be changed further
- In-limbo since last year, but it could be produced in 2 weeks

New H2GCROC/CALOROC readout board

H2GCROC mezzanine




Mezzanine tester (FMC on bottom)



The mezzanine:

- 10 H2GCROC3D mezzanines will be produced
- One mezzanine == 64 channels
- Once CALOROC is available:
 - Make mezzanines with CALOROC
- Mezzanine Tester:
 - Connect to an FPGA FMC connector (e.g. KCU105, RDO, etc)
 - Individually testable setup
 - Can be used for small setup as is
 - LED tester for example


Baseboard for 3 mezzanines



Step forward:

- Can take 3 mezzanines:
 - Does not matter H2GCROC or CALOROC mezzanine
 - Both has 2x1.28 Gbps data lines
- First test article for all FEB
 - 1 LpGBT can take 3 ROCs
 - 1 SFP+ —> 10 Gbps output
 - 2 DC/DC bPOL48 converters
 - All radiation tolerant (SPF+?)

It is here




Integration to the full readout chain


Setup a full readout chain:

- FEB's → gRDO → DAM boards
 - Here we can use the existing FELIX-712
 - H2GCROC board is in production - easy to change to CALOROC once the chip is available
 - Large scale tests and firmware development is needed


Step 1 - direct connection



10Gbps fiber



PC



LpGBT fw
running

RCDAQ




Integration to the full readout chain


Setup a full readout chain:

- FEB's → gRDO → DAM boards
 - Here we can use the existing FELIX-712
 - H2GCROC board is in production - easy to change to CALOROC once the chip is available
 - Large scale tests and firmware development is needed



Step 2 - full chain test




10Gbps fib



Investigate the aggregation ratio (4:1)




PC



LED testing setup

Specifically
for BHCaI



FMC connector

FPGA for readout

Signal response

Calibration channel
input


SiPM

Tile

Light to tile

Light from the pin diode


Delay +
attenuation



Light to the tile via fiber

The LED for calibration

100ns, 1.2V



Here, we need some extra step to make a settable
length (via I2C would be the best)

Quick summary

We should soon start receiving CALOROC chips:

- 7-7 from A-B probably already in March
- Total production is 150-150 chips
- Shifting priority to test A vs B usage of CALOROC in 2026

Large scale tests also are coming:

- One FELIX-712 (used in sPHENIX for example) can take 48 fibers, that's 48 CALOROC boards, ~5000 channels
- Full scale testing from ASIC—>DAQ will be the priority in 2026
- Small scale testing (single board with interface board) can be provided to groups - contact me