

FPCs for SVT

- IT: Trieste
- US: BNL, LANL, LBNL
- UK: Daresbury Lab, Liverpool, Oxford
- UA: LTU



Brookhaven
National Laboratory



BERKELEY LAB



Science and
Technology
Facilities Council




WP3: Electrical Interfaces

Coordinators: Marcello Borri, Zhenyu Ye

WP3: Electrical Interfaces		
3.1	Electrical interfaces IB (L0–2)	
3.1.1		Definition of specifications for FPCs & electrical interconnection
3.1.2		Design & supplier evaluation
3.1.3		Prototyping & testing of module, FPCs & electrical interconnection
3.1.4		Iterative improvements of FPC design & electrical interconnection
3.1.5		FPC design complete & electrical interconnection validated
3.1.6		Pre-production of FPCs for system test, including QC
3.1.7		Production of FPCs for production detector, including QC
3.2	OB HIC (L3–4)	
3.2.1		Definition of specifications for module, FPCs & electrical interconnection
3.2.2		Design & supplier evaluation
3.2.3		Prototyping & testing of module, FPCs & electrical interconnection
3.2.4		Iterative improvements of module design, FPC & electrical interconnection
3.2.5		OB module design complete
3.2.6		Pre-production of FPC for system test, including QC
3.2.7		Production of FPCs for detector grade modules, including QC
3.3	Disks HIC (ED0-4, HD0-4)	
3.3.1		Definition of specifications for module, FPCs & electrical interconnection & back plate
3.3.2		Design & supplier evaluation
3.3.3		Prototyping & testing of module, FPC, electrical interconnection & back plate
3.3.4		Iterative improvements of module design, FPC, electrical interconnection & back plate
3.3.5		Disk module design complete
3.3.6		Pre-production of FPCs for system test, including QC
3.3.7		Production of detector grade FPCs, including QC

Silicon Vertex Tracker




- **L0-2:** MOSAIX
- **L3-4:** EIC-LAS, AncASIC
- **ED/HD0-4:** EIC-LAS, AncASIC

0.05% X/X_0

0.25/0.55% X/X_0


0.25% X/X_0

MOSAIX




Power	Typ (mA)	Max (mA)
PSUB (-1.2V)		
GSVDD/GSVSS (1.2V/0V)	50	
GAVDD/GAVSS (1.2V/0V)	340	540
GDVDD/GDVSS (1.2V/0V)	950	1430
TXVDD/TXSVSS (1.8V/0V)	200	


Signal	Frequency
GCLK	160 MHz
SYNC	N/A
GRSTB	N/A
SRVWR/RD	5 Mbps
SCWR/RD	5 Mbps
HSDATA[0...7]	5.12/10.24 Gbps





GSVDD/GSVSS : Global Services domain (1.2V/0V), **always-on, used for on-chip services**
GAVDD/GAVSS : Global Analog domain (1.2V/0V)
GDVDD/GDVSS : Global Digital domain (1.2V/0V)
TXVDD/TXVSS : Serializer domain (1.8V/0V), **only used for serializers**
PSUB : Substrate bias (-1.2V .. 0V), **used for substrate biasing**
Control pads : Powered by the services domain




Power/Readout for SVT IB




ALICE ITS3



ITS3 test setup




Wire-bond Profile




SVT-IB FPCs


L2 external shell




L2






L0-L1
external shell




L1



L0



Mechanical FPC prototypes for SVT-IB





SVT-IB FPC Ongoing Activities @ INFN

- Development of SVT-IB FPC prototypes with LTU
 - Prototypes for high-speed data transmission and mechanical test (i.e. bending, wire bonding)
 - Design files ready at LTU; procurement of photomasks to start this year; PO being finalized
 - Prototypes expected Q1-26
- Calculation of signal loss to understand signal integrity on Al FPC
 - Results to be shown at Oxford meeting next week
- Procurement of parts to setup an ITS3 FPC test stand almost done
 - Last connectors missing arriving in January

SVT-IB FPC Ongoing Activities

• Prototype A for high-speed data transmission tests





Prototypes to investigate electrical properties



- Differential impedance = 100 Ω
- Trace width = 70 μm
- Trace thickness = 15 μm
- Space between traces = 80 μm
- Trace pitch = 150 μm

Two broad variants




- A-1: Without cover layer, 25 μm middle spacer layer
- A-2: With cover layer, 50 μm middle spacer layer
- Further sub-variants with $\pm 10\%$ trace width
- 5 test samples of each variant (18 cm trace length)




• Prototype B for mechanical tests (i.e. bending and wire bonding)





SVT Outer Barrel and Disks




Sensor Inward Facing Module



Sensor Outward Facing Module





HS-LINKS

POWER

GSVDD/GSVSS : Global Services domain (1.2V/0V), **always-on, used for on-chip services**

GAVDD/GAVSS : Global Analog domain (1.2V/0V)


GDVDD/GDVSS : Global Digital domain (1.2V/0V)

TXVDD/TXVSS : Serializer domain (~~1.0V/0V~~), **only used for serializers**



PSUB : Substrate bias (-1.2V .. 0V), **used for substrate biasing**

Control pads : Powered by the services domain

Preliminary



Power/Readout for SVT OB/Disks




wire-bonding, spTAB bonding, soldering


Signal	Type	Comment	Rate
SC_in	AC/DC	from lpGBT to AncASICs	40/160/320 Mbps
SC_out	AC/DC	from AncASICs to lpGBT	40/160/320 Mbps
SC_clk	AC/DC	from lpGBT to AncASIC	40/160/320 MHz
HS data	AC	from EIC-LAS to VTRX+	5.12/10.24 Gbps
Current	DC	from FIB to AncASIC	N/A

MOSAIX (19.564mm wide)

Preliminary




STFC-LTU FPC Prototypes



Cover layer (insulating)	Pi 12.5 (25)um	Kapton	Ni-SnBi (for soldering)
Glue ~5um			
Top Layer (signals)	Al 14um	FDI-A-24	
	Pi 10um		
Glue ~5um			
Spacer	Pi 25um	Kapton	
Glue ~5um			
Bottom (GND)	Al 14um	FDI-A-24	
	Pi 10um		

	LTU FPC			
Components	Thickness (um)	Material	X0(cm)	X0(%)
Metal layers	15 + 15*0.69	Aluminum	8.897	0.028
Dielectric	10+10+25+25	Polyimide	28.57	0.023
glue	15	TBC	39.07	0.004
Total				0.055

spTAB vs wire-bonding on LTU FPCs




M-FPC prototype 2

- New FPC installed using an update jig from Oxford.
- Nylon stand-offs used as weights to aid alignment of FPC.
- UV-cure glue-dots used to hold FPC flat and aligned during bonding.
- Additional glue added to FPC edges post-bonding.

Prototype 1 trials reported in March




SVT WP3 – Elec Interfaces



Summary

- 2nd FPC prototype has been bonded.
- Bonded went well.
- No (obvious) damage seen from a visual inspection.
- Basic electrical continuity confirmed @ Birmingham
- Sent to Daresbury Lab for further testing.



Parameter matrix & 15 μ m overtravel

Parameter Matrix

	Bonded on PCB					Thinner Diffuser					Thinner Diffuser				
	No of Wires	Mean	Std Dev	No of Wires	Mean	Std Dev	No of Wires	Mean	Std Dev	No of Wires	Mean	Std Dev	No of Wires	Mean	Std Dev
22US% 22CN	20	11.18	0.89	17	7.5	1.18	17	9.88	1.83	19	10.73	1.77	19	11.11	2.24
26US% 22CN	20	11.45	0.18	17	6.83	1.79	18	10.83	1.4	20	10.45	1.32	20	11.78	0.43
26US% 25CN	19	11.26	0.99	20	8.53	1.81	19	11.04	0.87	20	11.1	0.79	20	11.95	0.47
28US% 25CN	20	11.21	0.62	20	8.74	2.15	19	11.03	0.25	20	11.95	0.34	20	11.96	0.73
28US% 28CN	20	11.33	0.36	12	6.61	1.84	20	11.04	0.88	20	11.11	1.09	20	11.77	1
30US% 28CN	20	11.04	0.8	17	7.95	2.04	20	11.06	0.69	20	11.87	0.53	20	11.43	1.41
30US% 30CN	16	10.49	0.82	17	5.69	2.1	20	11.03	0.49	20	11.87	0.68	20	10.99	1.38
32US% 30CN	20	10.99	0.65	13	5.66	1.95	20	10.8	0.83	20	12.07	0.58	20	12.16	0.75
32US% 32CN	20	10.66	0.77	6	5.68	1.32	20	9.45	1.2	20	11.18	1.29	20	11.04	1.89

15 μ m Overtravel

Parameters	Bonded on PCB			Thinner Diffuser			Bonded on PCB			Thinner Diffuser			Thinner Diffuser				
	Single Layer			Single Layer			Multi Layer			Multi Layer			Multi Layer				
	No of Wires	Mean	Std Dev	No of Wires	Mean	Std Dev	No of Wires	Mean	Std Dev	No of Wires	Mean	Std Dev	No of Wires	Mean	Std Dev		
25US% 22CN	20	11.21	0.47	Failed			18	10.87	1.03	20	11.48	0.44	17	11.27	1.19	19	11.99
26US% 25CN	20	10.89	0.86	20	8.69	1.09	20	9.42	1.45	20	10.96	1.09	20	11.93	0.22	20	10.63
28US% 28CN	20	11.34	0.39	18	8.97	1.1	17	9.24	2.1	20	11.34	0.63	20	11.94	0.63	20	12.06
28US% 28CN	20	10.79	0.94	11	3.8	1.09	19	8.27	1.54	20	11.09	0.43	17	10.98	1.08	20	11.89
30US% 30CN	20	11.06	0.82				15	8.58	2.33	19	11.09	0.64				20	11.23
30US% 30CN	20	11.3	0.65	Failed						18	10.82	0.76	Failed			17	9.4
32US% 30CN	20	11.25	0.38				Failed			20	11.06	0.66				11	10.74

14/07/2025 J. Liu


Summary

- Bonding quality was superior when foils were glued to a PCB, likely due to the added mechanical stability
- The thinner diffuser significantly improved vacuum-assisted bonding, though some stability challenges remain
- Multi-layer foils consistently offered easier and more reliable bonding, regardless of method
- The study demonstrated that acceptable mean strength and standard deviation values can be achieved
- Next steps:
 - Investigate further improvements for single-layer foils under vacuum. Any suggestions are welcome
 - Consider adjusting touchdown force or tail length
 - Plan comparative tests with alternative wire materials



LBL-OMNI FPC Prototypes

25 cm



12 FPCs, 2 for each of the following:


- Different metals: Al, Cu
- Different dielectric: FR4, polyimide, EM 528K

Each FPC has 7 fingers with different layouts:

1. 2 pairs of differential lines with GND
2. 1 pair of differential line with width/space of 18mil/22mil
3. No soldermask on top
4. 12 mil/14 mil
5. 24 mil/33mil
6. No soldermask on top or bottom
7. 2 pairs of differential lines without GND on top



Cross section of LTU FPC




Cross section of OMNI

	LTU FPC				OMNI FPC in 2nd set			
Components	Thickness (um)	Material	X0(cm)	X0(%)	Thickness (um)	Material	X0(cm)	X0(%)
Metal layers	15 + 15*0.69	Aluminum	8.897	0.028	25.4+25.4*0.74	Aluminum	8.897	0.05
Dielectric	10+10+25+25	Polyimide	28.57	0.023	58 + (170~200)	Soldermask Ink + Arlon 528K	28.57	0.08~0.09
glue	15	TBC	39.07	0.004				
Total				0.055				0.13-0.14


The average material budget over the full area of a module/stave/disk may be within specs

Measurements with VNA




- Based on VNA 6000A vector network analyzer;
- For each trace, Scanned the Smith Chart and S-parameter from 1MHz to 4 GHz;
- Evaluated the signal loss on each finger by comparing their S21 parameters.

IBERT Test with Direct Cable Connection




Connect two GTY port with 6 ft SMA cable



Open area : 4352

IBERT Results - Summary





Layouts

1. 2 differential lines with gnd
2. Reference, width/space 18mil/22mil
3. No soldermask on top
4. 12 mil/14 mil
5. 24 mil/33mil
6. no soldermask on top and bottom
7. 2 differential lines without gnd on top

- ArlonEM 528K has a larger open area than FR4 and Isola

Wire-bonding and Pull Tests



- Number of tests: 39
- Mean - 3 * standard deviation: 5.7782 g
- Minimum load: 6.9011 g
- Maximum load: 11.570 g
- Mean: 9.5195 g
- Standard Deviation: 1.2471 g

Summary and Outlook

- Flexible Printed Circuit Boards need to provide good power and high-speed signal transmission properties, while keeping minimum material budgets (Al preferred). Design and prototype work on-going, with few potential vendors (LTU, OMNI).
- Several thousands pieces of FPCs, tailored separately for IB, OB, and disks, will need to be produced, tested before and after assembly, for the SVT.

