



ePIC SVT Disk FPC

Zhengwei Xue, Zhenyu Ye

Lawrence Berkeley National Laboratory


ePIC SVT Disks

- **EIC Large-Area Sensor** with design based on ITS3 MOSAIX, mounted on low-mass CF support structure with integrated air cooling
- **AncASIC** provide negative sensor bias voltage, serial power and slow control
- **Outer radius** ranging from 24 to 40 cm
- $X/X_0 \sim 0.24\%$





Sensor placement strategy for disks: minimum overlap in the inner region, maximum in the outer region; symmetric in x if possible; LEC at larger radius than REC.


- For rows covered by the beam pipe, start filling the first sensor at $x = \sqrt{R_{in}^2 - y^2}$, so that the edge of the sensor is the closest possible to the beam pipe.
- Place the other sensors with an overlap of 6 mm to the previous one to avoid gaps covered by active sensor areas.
- Stop when the last sensor would be outside of the disk. Place the last sensor at $x = \sqrt{R_{out}^2 - (y + \text{sensor height})^2} - \text{sensor length}$, so that the edge of the sensor is at the outer radius of the disk.
- The sensors at the edge of the disks will connect via an edge FPC to the corresponding FPC interface board (FIB). The other sensors will connect via bridge and main FPCs to the FIB (see page 10&11).
- The length of the main FPC may need to vary depending on y.



EIC-LAS Assembly for SVT Disks



SVT Disks with EIC-LAS+AncASIC



AncASIC on bridge FPC


Signal	Rate	Comment	Type	Main FPC	Edge FPC	Bridge FPC
Serial Power Current	N/A	DC power current from FIB to AncASIC	DC	Y	Y	Y
SC_clk	40/160/320 MHz	Clock from lpGBT on FIB to AncASIC	AC/DC	Y	Y	Y
SC_in	40/160/320 Mbps	SC signals from lpGBT on FIB to AncASIC	AC/DC	Y	Y	Y
SC_out	40/160/320 Mbps	SC signals from AncASIC to lpGBT on FIB	AC/DC	Y	Y	Y
HS data	5.12/10.24 Gbps	HS data from EIC-LAS to VTRX+ on FIB	AC	Y	Y	Y
GCLK	160/320 MHz	Global clock from AncASIC to EIC-LAS	AC/DC	N	N	Y
SYNC GRSTB	N/A	SYNC/RESET from AncASIC to EIC-LAS	AC/DC	N	N	Y
SRVWR/RD SCWR/RD	5-10 Mbps	SC signals from AncASIC to EIC-LAS	AC/DC	N	N	Y
LV for EIC-LAS	N/A	LV from AncASIC to EIC-LAS	DC	N	N	Y

Interconnects with AncASIC on bridge FPC


	FIB	Main/Edge FPC	Bridge FPC	AncASIC	EIC-LAS
FIB					
Main/Edge FPC	Connector, Soldering				
Bridge FPC	N/A	soldering, wire/TAB-bonding			
AncASIC	N/A	N/A	wire-bonding		
EIC-LAS	N/A	N/A	wire-bonding	N/A	

bold: preferred option

SVT Disks with EIC-LAS+AncASIC





EIC-LAS




Supply	Typical (mA)	Max (mA)
PSUB (-1.2V)		
GSVDD/GSVSS (1.2V/0V)	40	60
GAVDD/GAVSS (1.2V/0V)	170	270
GDVDD/GDVSS (1.2V/0V)	526	816
TXVDD/TXSVSS (1.8V/0V)	200	300

Signal	Frequency
GCLK	40/160/320 MHz
SYNC	N/A
GRSTB	N/A
SRVWR/RD	5-10 Mbps
SCWR/RD	5-10 Mbps
HSDATA0	5.12/10.24 Gbps



GSVDD/GSVSS : Global Services domain (1.2V/0V), **always-on, used for on-chip services**
 GAVDD/GAVSS : Global Analog domain (1.2V/0V)
 GDVDD/GDVSS : Global Digital domain (1.2V/0V)
 TXVDD/TXVSS : Serializer domain (1.8V/0V), **only used for serializers**
 PSUB : Substrate bias (-1.2V .. 0V), **used for substrate biasing**
 Control pads : Powered by the services domain





AncASIC





Preliminary

Still being developed...

Disk FPC Prototype Design (WIP)







Soldering Pads to connect mFPC

Cut line

Pads to connect to test card for electrical test

ALICE ITS2 FPC-to-FPC Soldering

