

H2GCROC/CALOROC for the BIC

Everything you forgot to ask

Norbert Novitzky
(ORNL)

H2GCROC overview

Existing ASIC for CMS, ALICE detectors

Overall chip divided in two symmetrical parts:

- One half is made of:
 - 39 channels (in CMS 36 channels, 1 Calib, 2 CMN)
 - Bandgap, voltage reference close to the edge
 - Bias, ADC reference, Master TDC in the middle
 - Main digital block and 3 differential outputs (2 trigger, 1 data)

Measurements:


- Charge:
 - **ADC** peak measurement, 10 bits at 40 MHz, different gain setups possible, 0.4fC resolution
 - **TOT**: (Time over Threshold), 12 bits, 2.5fC resolution
- Time:
 - **TOA**: Time of arrival, 10 bits (25ps)

Data flow:

- **DAQ path:**
 - 512 dept RAM1, circular buffer
 - Secondary RAM2, 32 dept
 - Store all channel data, ADC, TOA, TOT
 - Output 2x 1.28 Gbps links
- **Trigger path:**
 - Sum of 4 or 9 channels, linearization, compression to 7bits
 - 4 x 1.28 Gbps links

Control:

- Fast commands, 40MHz and 320MHz clock
- I2C for slow control



CALOROC

Existing ASIC for CMS, ALICE detectors

Overall chip divided in two symmetrical parts:

- One half is made of:
 - 39 channels (in CMS 36 channels, 1 Calib, 2 CMN)
 - Bandgap, voltage reference close to t
 - Bias, ADC reference, Master TDC in t
 - Main digital block and 3 differential o

Measurements:


- Charge:
 - **ADC** peak measurement, 10 bits at 4 possible, 0.4fC resolution
 - **TOT**: (Time over Threshold), 12 bits, 2
- Time:
 - **TOA**: Time of arrival, 10 bits (25ps)

Data flow:

- **DAQ path:**
 - 512 dept RAM1, circular buffer
 - Secondary RAM2, 32 dept
 - Store all channel data, ADC, TOA, TO
 - Output 2x 1.28 Gbps links
- **Trigger path:**
 - Sum of 4 or 9 channels, linearization, compression to 7bits
 - 4 x 1.28 Gbps links

Control:

- Fast commands, 40MHz and 320MHz clock
- I2C for slow control




Main changes to the ASIC to apply for the EIC – CALOROC:

1. Self-triggering instead of triggered readout:
 - Trigger lines will disappear
 - Self-trigger on TOA
2. 64 channels per ASIC
 - Reduction due to the extra complexity of the ASIC
 - 4 data lines, no trigger lines
3. Zero-suppression:
 - Increase the readout speed and decrease the data load
4. (Optional) Dual-ADC readout, instead of ADC+TOT:
 - CALOROC-B Test production together with the CALOROC-A


The design of the CALOROC is done, sending for production

mid-Dec 2020



H2GCROC Data Format

H2GCROC (72 channel)




No zero suppression. The two lines are not independent, they always provide all the data:

- One needs an idle word between the samples (hence 80x32bit on 1.28 Gbps)
- This is one sample in the waveform

Header:

- Always has to start and finish with “5” = 0101 - this changed in 3B, but still constant
- Couple of counters - 12 BX is the 40MHz clock, Event is when received trigger and Orbit counter (these are LHC standards)

CALOROC data format




Header is just copy-paste:

- This can be updated

With the zero suppression implemented, it assign a bit to each channel (to map which channel was hit)

- Only 18 channels, but it has 32-bit word (the last 14 bits are unused)

Phase




The H2GCROC is running on a 40 MHz clock:

- Input of the H2GCROC is actually 320MHz
- ADC, TOA, TOT are sampled every 25 ns
- There is a variable applied to the whole chip - phase [0-15]. This is a 25/16th phase variance between the clock reference and chip


Key aspects of the H2GCROC

Calibration circuit:

- Internal injection of the ASIC:
 - Low injection:
 - Testing the ADC response, preamp settings
 - Calibrating the TOA
 - High injection:
 - Calibration of the TOT
 - 2V5 injection:
 - Calibrating the Current Conveyor
 - More realistic shape response




Pre-amp Settings



Cd (pF)	5, 10, 20	At the conveyor output and at the preamp input. To ensure the preamp stability.
Rf (Ω)	25K, 50K, 66.66K, 100K	In parallel, these resistors provide 15 values to be adjusted with the Cf and Cf_comp values to get the desired decay time constant.
Cf (fF)	50, 100, 200, 400	Combined with the Cf_comp capacitors, provide the gain of the preamplifier.
Cf_comp (fF)	50, 100, 200, 400	Same purpose than Cf capacitors but connected differently to improve the preamplifier stability. From gain point-of-view can be considered in parallel with Cf capacitors.

Table 1.1: Values for Rf, Cf and Cd

Same injection in the same channel





Pre-amp gains can be changed in the ASIC anytime, built-in setup can be further tuned to our needs (EIC)

With the quick test, 16 different gains were explored:

- Dynamic range can change a factor of 3!
- More setups can be added

Internal injection and TOA







It appears for clock phases 0,1,2,3,4, the ToA and ToT values will shift by one bunch crossing


- Structure stems from each TDC being composed of 3 stages:
 - ◆ 2-bit grey counter LSB ≈ 6.25 ns
 - ◆ Coarse 5-bit TDC LSB ≈ 200 ps
 - ◆ Fine 3-bit TDC LSB ≈ 25 ps



ToA calibration - fine TDC




Calibrated TOA




Very linear response once they are all calibrated well

EEMCal data (few channels, single SiPM [3x3mm²])




Different SiPM inputs


1 SiPM



4 SiPM





16 SiPM



The first try was to connect the SiPM's in parallel (adding the capacitance):

- The SiPM signal is reconstructed, but it gets much more wider
 - TOT saturates at 200ns, so it would saturate much quicker in 16-SiPM connection
 - CALOROC1B will be a dual-ADC readout chip


Front-End Board, first approach



Preliminary design of the FEB board:

- Implementing realistic geometry:
 - This can change according to requirements
- Cooling option between the SiPM board and FEB:
 - Keeping the SiPM's on constant T
 - Backward line could provide additional cooling for electronics
- Summing board on SiPM:
 - If it is passive, not generating additional heat
- Lot of real estate available:
 - Possibility to put another DC-DC to provide power to AstroPIX ETC board, etc.

BabyECal testbeam effort - Effort



The suggestion for the testbeam effort:

- Have one board with SiPM only, nothing else
- Modular summing board (active, passive, all ideas can apply here)
- Readout:
 - Step 1 - readout every SiPM alone. 640 channels, that's only 10 chips.
 - Step 2 - find the best summing scheme

Software

Register: Channel_54	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Byte Gain_conv<1>	Gain_conv<0>	Inputdac<5>	Inputdac<4>	Inputdac<3>	Inputdac<2>	Inputdac<1>	Inputdac<0>	
0	0	0	0	0	0	0	0	0
Byte trim_toa<5>	trim_toa<4>	trim_toa<3>	trim_toa<2>	trim_toa<1>	trim_toa<0>	sel_trig_toa	mask_toa	
1	0	0	0	0	0	0	0	0
Byte trim_tot<5>	trim_tot<4>	trim_tot<3>	trim_tot<2>	trim_tot<1>	trim_tot<0>	NA	NA	
2	0	0	0	0	0	0	0	0
Byte trim_inv<5>	trim_inv<4>	trim_inv<3>	trim_inv<2>	trim_inv<1>	trim_inv<0>	probe_noinv	probe_inv	
3	0	0	0	0	0	0	0	0
Byte probe_toa	probe_tot	mask_tot	sel_trig_toa	Channel_off	HighRange	LowRange	probe_pa	
4	0	0	0	0	0	0	1	0
Byte mask_adc	NA	DAC_CAL_CT DC_TOT<5>	DAC_CAL_CT DC_TOT<4>	DAC_CAL_CT DC_TOT<3>	DAC_CAL_CT DC_TOT<2>	DAC_CAL_CT DC_TOT<1>	DAC_CAL_CT DC_TOT<0>	
5	0	0	0	0	0	0	0	0
Byte HZ_inv	HZ_noinv	DAC_CAL_CT DC_TOA<5>	DAC_CAL_CT DC_TOA<4>	DAC_CAL_CT DC_TOA<3>	DAC_CAL_CT DC_TOA<2>	DAC_CAL_CT DC_TOA<1>	DAC_CAL_CT DC_TOA<0>	
6	0	0	0	0	0	0	0	0
Byte NA	NA	DAC_CAL_FT DC_TOT<5>	DAC_CAL_FT DC_TOT<4>	DAC_CAL_FT DC_TOT<3>	DAC_CAL_FT DC_TOT<2>	DAC_CAL_FT DC_TOT<1>	DAC_CAL_FT DC_TOT<0>	
7	0	0	0	0	0	0	0	0
Byte NA	NA	DAC_CAL_FT DC_TOA<5>	DAC_CAL_FT DC_TOA<4>	DAC_CAL_FT DC_TOA<3>	DAC_CAL_FT DC_TOA<2>	DAC_CAL_FT DC_TOA<1>	DAC_CAL_FT DC_TOA<0>	
8	0	0	0	0	0	0	0	0
Byte NA	NA	IN_FTDC_EN CODER_TOA<5>	IN_FTDC_EN CODER_TOA<4>	IN_FTDC_EN CODER_TOA<3>	IN_FTDC_EN CODER_TOA<2>	IN_FTDC_EN CODER_TOA<1>	IN_FTDC_EN CODER_TOA<0>	
9	0	0	0	0	0	0	0	0
Byte DIS_TDC	NA	IN_FTDC_EN CODER_TOT<5>	IN_FTDC_EN CODER_TOT<4>	IN_FTDC_EN CODER_TOT<3>	IN_FTDC_EN CODER_TOT<2>	IN_FTDC_EN CODER_TOT<1>	IN_FTDC_EN CODER_TOT<0>	

Slow Control for the H2GCROC:

- N FPGA with 2 H2GCROC setup (1x2 in this case)
- All registers are settable and working

DAQ is very simple:

- File or terminal dump
- Generator settings - all in 40MHz
- External trigger
 - Ext. trigger delay - needs to avoid the UDP packet loss
- Daq push - 1 event
- HV on/off for the board
- Adjustment if there is a misalignment, debugging

Need to develop a fast calibration code which will enable fast settings of the ASIC

Summary

Rapidly progressing with the prototype readout with the H2GCROC:

- We have now 6(blue)+10(green) protoboards with 32 chips available 2048 channels in total
- Firmware + software already available
 - Understanding the gain and preamp settings better
 - TOA calibration is better and better understood
 - Working on the summing boards
- We need to progress towards real readout tests:
 - We need a test with BIC prototype
 - This is giving feedback back to change settings on the CALOROC as needed
- End of the year:
 - We will get ~2x180 CALOROCs by end of the year
 - We are also working towards the RDO boards