AstroPix chip QA

BIC In-person Workshop, June 17 (2026) / C. Kim (PNU)

- **QA system under development based on AstroPix-v3**
  - Goals
    - a. **Long term:** establish a reliable mass chip test system (including future v5/v6)
    - b. **Short term:** preliminary chip test in early to mid July
      - b-1. Field test by using chip test machine + adapter + probe card + v3 chip
      - b-2. QA framework is under development: a few basic checks are available
  - Chip test apparatus readiness
    - a. **Automated chip test machine:** produced (October 2025) and ready
    - b. **Probe card:** produced (Nov. 2025) and ready
    - c. **Adapter card**: produced (early June 2026) but under inspection
    - d. **QA framework:**
      - c-1. Under development by using v3 chips on the carrier board
      - c-2. QA skeleton (bootstrap, protocol, configuration, etc.) is ready
      - c-3. A few basic QA items are ready:
        communication (FPGA ↔ Gecco ↔ chip) smoke check, electrical contact,
        injection capability for a few selected pixels, threshold scan, and I-V scan

Chip test machine 1/4

- **Automated chip test system**
  - Composition:
    - a. Test machine (developed by C-ON Tech):
      - a-1. Chip handling system
      - a-2. Optical alignment and vision inspection system
    - b. Probe card for a specific chip (e.g., ALICE ALPIDE or AstroPix_v3)
  - Major design goals:
    - a. Capable of scalable, efficient, and precise tests for an individual chip
    - b. Versatile and flexible design based on the modular structure
      (i.e., adoptable with the current v3 chip and the future v5 chip by module replacement)

Chip test machine 2/4

- **Status**
  - Produced and ready



Sensor picker



Vision inspection



Probe test





Working stage

Chip test machine 3/4

- **Photograph (Oct. 2025)**

Chip test machine 4/4

- **Workflow demonstration (Oct. 2025)**



Probe card 1/4

- **Benchmarking the wafer testing system for ALICE ITS3 ER1**
  - CAVEAT: this is an example!
    a. Separated to “FPGA + Proximity board” + "Probe card”
    b. PNU plans to make a similar structure
    * In long-term, all currently separated components will be integrated into one form factor

FPGA + Proximity board

Probe card





Probe card 2/4

- **AstroPix_v3 single chip operation**
  - FPGA board + Proximity board + Chip on carrier board
    a. Keep the “FPGA + Proximity” parts as they are
    b. Required probe card: do current carrier board’s function
    → Carrier board’s circuit should be transferred to new PCB

Chip (on carrier board)

Proximity board

FPGA board



Carrier board



AstroPix_v3



Pads

Probe card 3/4

- **Operation via probe card**
  - Probe card:
    a. Contains carrier board's circuit and needles
    b. Transfer info via 50 pins connector (link) and cable (link)

50 pins connector and cable







Port carrier board circuit to the probe card PCB







Probe card 4/4



- **Probe cards are produced (Nov. 2025)**
  - Total # of produced units: 3
    a. These cards were sent to the test machine company for physical alignment
    b. Mistake: produced probe card and adapter lacks electrical contact check capability

Adapter card 1/4

- **Interconnect between the Gecco and the Probe card**
  - Characteristics:
    a. Includes comparators and circuits for electrical contact test for pins
       * partially, due to the mistake in the current probe card design
    b. Includes its own power module (receives 5 V):
       b-1. Can provide powers and bias necessary for chip operation
       b-3. Can measure electrical current being consumed by the chip, which enables I-V scan
       b-4. Reusable circuit: down-payment for future probe cards
    c. Field test result in late May:
       c-1. Confirmed electrical contact test capability
       c-2. Suspicion of large amount of noise being picked up – require thorough check
       c-3. Require physical calibration (by adjusting resistor) for proper I-V scan
  - Future probe card for official versions (v5 or v6):
    a. Fully functional stand-alone probe card, like the one used for ALICE ALPIDE
    b. Integrate FPGA chip, power module, and needles in one form factor

Adapter card 2/4

- **Characteristics**
  - Interconnect between the Gecco and the probe card
    a. Connection to control: via TCP/IP (ethernet)
    b. Connection to Gecco: via PICe (physical)
    c. Connection to probe card: via 50 pin cable (physical)
  - Can test electrical contact (between the pads on the chip and the probe card's needle)
    * Not all v3 pins can be checked for now due to current probe card design (next page)
  - Includes its own power module (receives 5 V)
    a. Can provide POW4, POW6 (1.8 V), VDD18 (1.8 V), and VSSA (1.2 V), but NOT VDD33 (2.7 V)
    b. Can provide negative bias max. -500 V



Adapter card 3/4

Single pin contact



Full contact





Adapter card 4/4

50 pins connector (Gecco)



artifacts:
contact_bits:
DAC_BLPIX: { bit: 1, passed: true, required: true, … }
DAC_THPIX: { bit: 3, passed: true, required: true, … }
DAC_THPMOS: { bit: 0, passed: true, required: true, … }
DAC_VCASC2: { bit: 2, passed: true, required: true, … }
DAC_VMINUSPIX: { bit: 4, passed: true, required: true, … }
DIGINJ: { bit: 9, passed: true, required: true, … }
HOLD: { bit: 8, passed: true, required: true, … }
INJ: { bit: 5, passed: true, required: true, … }
INTERRUPT: { bit: 10, passed: true, required: true, … }
RES_N: { bit: 7, passed: true, required: true, … }
SAMPLE_CLOCK_N: { bit: 12, passed: true, required: true, … }
SAMPLE_CLOCK_P: { bit: 11, passed: true, required: true, … }
SPI_LEFT_CLK: { bit: 20, passed: true, required: true, … }
SPI_LEFT_CSN: { bit: 19, passed: true, required: true, … }
SPI_LEFT_MISO0: { bit: 22, passed: true, required: true, … }
SPI_LEFT_MISO1: { bit: 23, passed: true, required: true, … }
SPI_LEFT_MOSI: { bit: 21, passed: true, required: true, … }
SPI_RIGHT_CLK: { bit: 25, passed: true, required: true, … }
SPI_RIGHT_CSN: { bit: 24, passed: true, required: true, … }
SPI_RIGHT_MISO0: { bit: 27, passed: true, required: true, … }
SPI_RIGHT_MISO1: { bit: 28, passed: true, required: true, … }
SPI_RIGHT_MOSI: { bit: 26, passed: true, required: true, … }
SR_CK1: { bit: 13, passed: true, required: true, … }
SR_CK2: { bit: 14, passed: true, required: true, … }
SR_LOAD: { bit: 15, passed: true, required: true, … }
SR_RB: { bit: 16, passed: true, required: true, … }
SR_SIN: { bit: 17, passed: true, required: true, … }
SR_SOUT: { bit: 18, passed: true, required: true, … }
TIMESTAMP_CLK: { bit: 6, passed: true, required: true, … }
elapsed_s: 0.037224769592285156

QA framework 1/2

- **List of chip test items for ALICE ALPIDE (also applicable to AstroPix_v3)**
  1. **Powering test:** power on/off
  2. **Vbb I-V test:** apply the reverse substrate bias from 0 V down to −6 V
  3. **DAC scan:** verify that each DAC is working by scanning through all its code words
  4. **Power on reset test:** check the functionality of power on reset
  5. **SEU check:** monitor the SEU counter and the flag bits on idle operation
  6. **Register test:** check all registers by writing and reading back to find stuck bit
  7. **FIFO test:** check all the generated memory blocks
  8. **Data port test:** verify its functionality to send quasi-static patterns in case of the readout test failure
  9. **Digital scan:** inject single hits directly into the in-pixel memories and read back
  10. **Fake hit rate:** measures the number of noisy pixels and faulty front-ends
  11. **Analog scan DP:** exercise the analog front-end and the full readout chain of ALPIDE
  12. **Threshold scan:** test all analog front-ends/pixels by using analog pulse injection
  13. ~~**High speed link check:** check its functionality~~ (N/A to AstroPix_v3)

      → **Daisy chain SPI interface:** test the interface is working (only to AstroPix_v3)



QA framework 2/2

- **Python based QA framework is being developed for the chip test**
  - Being developed based on official AstroPix firmware (A-STEP)
    a. Components: bootstrap, configuration, communication, QA modules, analysis, and runner scripts
    b. Although this framework uses A-STEP firmware and official decoder logic, the other parts (above components) are independent modules – this framework plans to focus on the efficient mass chip QA



Raw binary check for the threshold scan in the range of [150, 300] (mV), w/ 25 mV step

LAST SLIDE

Backup Chip test machine – overview

Introduction to Equipment

➢ Description

- Probe Test System
- Tray Loading : Manual
- Probe Test Motion : Z Axis – Servo Motor
- Chip Picker Motion : X,Z Axis - Servo Motor
- Transfer Motion : Y Axis - Servo Motor
- Vision : Dispensing Align Top(1EA)/Bottom Vision(2EA)
- PC Control
- Main Equipment Size : 1,500 (W) x 950(D) x 1700(H)
- Power : 220V 1P 50/60Hz
- Inspection spec : Min 45um





C'ONTECH (주) 씨온테크

Backup Chip test machine – workflow

Process Flow





C'ONTECH (주) 씨온테크

Backup Chip test machine – tray loading

Tray Loading (Good / Reject Unit)

Clamp Unit

Tray Detect Sensor

Example photograph of chips on the tray
(CAVEAT: this is not the device being developed!)

Confidential

Backup Chip test machine – sensor pickup

Sensor Pick up Unit



C'ONTECH
(주) 씨온테크

Backup Chip test machine – visual inspection

Sensor Chipping Inspection





C'ONTECH
(주) 씨온테크

Backup Chip test machine – moving stage

Working Stage (Motorized)





Backup Chip test machine – probe test

Probe Test



Tilt Manual Stsge
X,Y Axis

Rotation Motorized
Stsge

Probe Test Board



Confidential

C'ONTECH (주) 씨온테크

Backup Chip test machine – probe card schematic

- **Final schematic and PCB (October 2025)**













Backup Chip test machine – pad mapping

- **Pad - needle mapping**
  - Final # of pins assigned: 97 out of 106 pads

NO	PAD NAME	Added by CKim	X	Y
1	spi_left_MISO<1>		336.5	1055
2	spi_left_MISO<0>		336.5	955
3	spi_left_MOSI		336.5	855
4	spi_left_CLK		336.5	755
5	spi_left_CSN		336.5	655
6	sample_clock_left		336.5	555
7	sub!		385	128
8	sub!		485	128
9	sub!		585	128
10	sub!		685	128
11	subpixels		1185	338
12	vssaPmos!		1685	338
13	vssaPmos!		1785	338
14	vdda!		1885	338
15	gnda!		1985	338
16	vdda!		2085	338
17	gnda!		2185	338
18	vssa!		2285	338
19	vssa!		2385	338
20	vdda!		3885	338
21	gnda!		3985	338
22	vdda!		4085	338
23	gnda!		4185	338
24	vssa!		4285	338
25	vssa!		4385	338
26	vdda!		5885	338
27	gnda!		5985	338
28	vdda!		6085	338
29	gnda!		6185	338
30	vssa!		6285	338
31	vssa!		6385	338
32	sample_clock_p		8285	338
33	sample_clock_n		8385	338
34	vdd!		8485	338
35	gnd!		8585	338
36	interrupt		8685	338
37	res_n		8785	338
38	timestamp_clk		8885	338
39	hold		8985	338
40	sr_CK1		9085	338
41	sr_CK2		9185	338
42	sr_LOAD		9285	338
43	sr_SIN		9385	338
44	sr_RB		9485	338
45	sr_SOUT		9585	338
46	vdd!		9685	338
47	gnd!		9785	338
48	-	No needle required	9885	338
49	-	No needle required	9985	338
50	vssa!		10885	338
51	vssa!		10985	338
52	vdda!		11085	338
53	vdda!		11185	338
54	gnda!		11285	338
55	gnda!		11385	338
56	~~VPBias~~	No needle required	11485	338
57	~~VN~~	No needle required	11585	338
58	blpix		11685	338
59	~~VPLoad~~	No needle required	11785	338
60	gnda!		11885	338
61	vdda!		11985	338
62	Inj		12085	338
63	gnda!		12185	338
64	ThPix		12285	338
65	vminuspix		12385	338
66	gnda!		12485	338
67	vdda!		12585	338
68	ampout		12685	338
69	~~Qdac<0>~~	No needle required	12885	338
70	~~Qdac<1>~~	No needle required	12985	338
71	vssa!		13085	338
72	vdda!		13185	338
73	gnda!		13285	338
74	Vtemp<0>		13385	338
75	Vtemp<1>		13485	338
76	VCasc2!		13585	338
77	~~VNPMOS~~	No needle required	13685	338
78	vdda!		13785	338
79	gnda!		13885	338
80	Vtemp<2>		13985	338
81	Vtemp<3>		14085	338
82	~~VCasc~~	No needle required	14285	338
83	ThPMOS		14385	338
84	vssa!		14485	338
85	vdda!		14585	338
86	gnda!		14685	338
87	vssa!		14785	338
88	vdda!		14885	338
89	gnda!		14985	338
90	DigInj		15185	338
91	vdd!		15385	338
92	gnd!		15485	338
93	ring4		16585	128
94	ring3		16885	128
95	ring2		17185	128
96	ring1		17485	128
97	sub!		17985	128
98	sub!		18085	128
99	sub!		18185	128
100	sub!		18285	128
101	sample_clock_right		18273.5	555
102	spi_right_CSN		18273.5	655
103	spi_right_CLK		18273.5	755
104	spi_right_MOSI		18273.5	855
105	spi_right_MISO<0>		18273.5	955
106	spi_right_MISO<1>		18273.5	1055



Backup QA framework – expected elapsed time per chip

- **Expected elapsed test time per chip:**
  - CAVEAT: this is an assumption based on ALPIDE
    a. Elapsed time for test via probe card: ~190 sec
    b. Total elapsed test time per chip: ~500 sec