

# EPIC BIC ETC

Evolving Concept

Adam Schoenwald 6-17-2026

# Compair2 FEE / BIC Prototype

- Using compair2 FEE as BIC prototype
  - Need BIC specific requirements
    - Radiation SEL, SEFI, TiD
    - IO and Power
    - Data rates
    - Buffering
- Form factor and power expected to change
  - Baselined at 1 ETC / FPGA per tray, 4 per ESB (End Sector Box)
  - 1 fiber link per ESB (currently using 100Mbit RGMII)

# Context

Per side (two sides total):

48 sectors / side \* 2 sides = 96 sector blocks = 96 ESBs

(6+7+7+7) staves/sector = 27 staves / ESB

12 modules / stave \* 27 staves / (sector side) = 324 Module/ESB

9 asics/module \* 12 mod/stave = 108 asics / stave


108 asics/stave \* 6 staves = 648 asics / 6-tray

108 asics/stave \* 7 staves = 756 asics / 7-tray

324\*96 = 31104 modules per BIC

9\*324\*96 = 279936 ASICS per BIC

If 4x ETC per ESB, 384 ETCs per BIC



# ETC Design Specifications (Per 1x Sector of 96)

- ?? Interface 4x trays each with unique orientation of 6-7-7-7 staves 12 modules deep
  - Fanout 5V to each stave (438mA each at 1.8V and LDO 5.0V) 9V
    - 2.6~3.1 A per tray, 11.826A per ESB at 1.8V
  - Fanout HV Bias to each stave
    - 100nA per asic, 10.8uA per stave, 64-75uA per tray, 291uA per ESB
  - Interface each stave to FPGA
    - Unique IO FPGA to STAVE = MOSI, INTERRUPT, CS[11:0] = 14x
    - Non unique FPGA to STAVE = HOLD, 2.5MHZ, INJECT, SYNC\_RST, ASIC\_RSTn, SPI CLK = 6x
    - Unique STAVE to FPGA = MISO[1:0], INTERRUPT = 3x
  - Tray IO
    - $6+(14 + 3)*\text{Stave} = 108$  per 6.stave.tray, 125 per 7 tray stave
  - ESB to ASIC IO
    - $108 + 3*125 = 483$  IO assuming nothing common across trays



Rough diagram of ETC

