================================
Layer-0 optimization <Yorito>
================================
- Conserve the space between FPHX chip and the edge of HDI. This space may not be reduced. (Yorito)
- Fix the reconstruction efficiency to reach 1, not to saturate at 0.9. Visually confirm inefficiency in the simulation. (Yorito)
- Re-evaluate pure geometrical efficiency and absolute occupancy using HIJING. (Yorito)
- To be discussed in sPHENIX tracker meeting about the ladder configuration, not to be discussed z-layer. We stick with old design for CD-1 review to avoid people into confusion.
================================
INTT #of Layer Study <Gaku>
================================
- DCA distribution of MB in slide 5 looks fat than it supposed to be. Clarify. (Gaku)
- Apply p_T>1GeV cut on the reconstructed track level. (Gaku)
- Select only electroncs in simulation (don't worry about realistic PID measurement). (Gaku)
================================
L123 Prototype Schedule update <Itaru>
================================
- Send all pieces for practice assembly by June 1st. (Itaru)
- Arrange graphite sheet order from RBRC. (Itaru)
- Keep updating shipping status to Rachid (itaru)
There are minutes attached to this event.
Show them.