





Joint ePIC/EICUG Meeting,
16th July 2026



AI-Based Multi-FPGA Data Reduction for DCR Noise Filtering and Bandwidth Control in the dRICH DAQ Stream

Cristian Rossi
(INFN Sezione di Roma, APE Lab)

dRICH $\Rightarrow$ RDO and ePIC DAQ



Forward region

- 1 photodetector unit **PDU**: 4x64 SiPM array device (**256 channels**), **4 FEBs**, **1 RDO**
- **1248 PDUs** for full dRICH readout
- **319488 readout channels** divided in six sectors

FELIX

DAM

Data Aggregation Module



Assembled FLX-155

- 42 links from PDUs to Felix-155 board
- 30 Felix-155 boards in total

SERVER

ePIC processing and storage system

bandwidth/throughput issue

Analysis of Output Bandwidth

- Sensors DCR: 3-300 kHz (**increasing with radiation damage** $\Rightarrow$ with experiment lifetime).
- Considering planned techniques to manage SiPMs irradiation (e.g. annealing):
 - ◆ **worst DCR case: 300 kHz**

→ Full detector throughput (FE): **6.792,19 Gbps**

→ a **reduction is needed** to cope with 30 channel (30x100GbE) bandwidth availability

→ Single DAM output bandwidth : **226,41 Gbps**

dRICH DAQ parameters	
RDO boards	1248
ALCOR64 x RDO	4
dRICH channels (total)	319488
Number of DAM	30
Input link in DAM	42
Output links from DAM to TP	1
Number of DAM Trigger Processor	1
Input link to DAM Trigger Processor	30
RDO-DAM Link Bandwidth (VTRX+) [Gb/s]	10
DAM to Echelon-0 Switch Bandwidth [Gb/s]	100 ▾
dRICH Interaction tagger reduction factor	1 ▾
Interaction tagger latency [s]	1,00E-04
EIC parameters	
EIC Clock [MHz]	98,522
Orbit efficiency (takes into account gap)	0,92

dRICH data stream analysis		Limit
Sensor rate per channel [kHz]	300,00 ▾	4.000,00
Rate post-shutter [kHz]	276,00	800,00
Throughput to serializer [Mb/s]	172,50	788,16
Throughput from ALCOR64 [Mb/s]	1.380,00	
Throughput from RDO [Gb/s]	5,39	10,00
Input at each DAM [Gbps]	226,41	420,00
Buffering capacity at DAM [Mb]	23,18	
Output from each DAM [Gbps]	226,41	100,00
Aggregated dRICH data throughput		
Total input at DAM [Gb/s]	6.792,19	
Total output from DAM [Gb/s] to Echelon	6.792,19	

Analysis of Output Bandwidth

- Sensors DCR: 3-300 kHz (**increasing with radiation damage** $\Rightarrow$ with experiment lifetime).
- Considering planned techniques to manage SiPMs irradiation (e.g. annealing):
 - ◆ **worst DCR case: 300 kHz**

$\rightarrow$ Full detector throughput (FE): **6.792,19 Gbps**

$\rightarrow$ a **reduction is needed** to cope with 30 channel (30x100GbE) bandwidth availability

- EIC beams bunch spacing: ~ 10 ns $\Rightarrow$ bunch crossing rate of 100 MHz
- For the low interaction cross-section (DIS) $\Rightarrow$ one interaction every ~ 200 bunches $\Rightarrow$ interaction rate of ~ 0.5 MHz.

$\rightarrow$ A system tagging dark current noise-only events can solve the throughput issue (reducing down to 1/5 the data throughput)


$\rightarrow$ Single DAM output bandwidth : **45,64 Gbps**

dRICH DAQ parameters	
RDO boards	1248
ALCOR64 x RDO	4
dRICH channels (total)	319488
Number of DAM	30
Input link in DAM	42
Output links from DAM to TP	1
Number of DAM Trigger Processor	1
Input link to DAM Trigger Processor	30
RDO-DAM Link Bandwidth (VTRX+) [Gb/s]	10
DAM to Echelon-0 Switch Bandwidth [Gb/s]	100 ▾
dRICH Interaction tagger reduction factor	5 ▾
Interaction tagger latency [s]	1,00E-04
EIC parameters	
EIC Clock [MHz]	98,522
Orbit efficiency (takes into account gap)	0,92

dRICH data stream analysis		Limit
Sensor rate per channel [kHz]	300,00 ▾	4.000,00
Rate post-shutter [kHz]	276,00	800,00
Throughput to serializer [Mb/s]	172,50	788,16
Throughput from ALCOR64 [Mb/s]	1.380,00	
Throughput from RDO [Gb/s]	5,39	10,00
Input at each DAM [Gbps]	226,41	420,00
Buffering capacity at DAM [Mb]	23,18	
Output from each DAM [Gbps]	45,28	100,00
Aggregated dRICH data throughput		
Total input at DAM [Gb/s]	6.792,19	
Total output from DAM [Gb/s] to Echelon	1.358,44	



Data reduction with ML Classifier



Online **Signal/Noise discrimination** using ML


- **Signal**
(i.e Merged Phys Signal+ Bkg)
 - Physics Signal:**
 - e.g. DIS, SIDIS, ...
 - Physics Background:**
 - e/p interaction with beam pipe
 - synchrotron radiation
- **SiPM Noise:**
 - Dark Count Rate (DCR) modeled on the reconstructed dataset

Discriminate between **Noise-Only** and **Signal+Noise** events

dRICH Data Reduction: Classes Definition


(Negative)

Noise-Only




(Positive)

Signal+Background+Noise




dRICH Data Reduction: Tensorflow-Keras Model Definition

- The NN model mimics the DAQ system architecture
 - **30** (# of subsectors x # of sectors) **DAM MLP networks** deployed on 30 **DAM FPGAs**.
 - **6 sector MLP networks + 1 aggregation network** deployed on the **TP FPGA**.




dRICH Data Reduction: Tensorflow-Keras Model Definition


- The 30 DAM networks are concatenated to feed 6 intermediate model (called **Sector NN**) to be deployed on an additional **Trigger Processor (TP) FPGA**.
- Each Sector NN work on the aggregated information of a single sector (5 DAMs).
- The 6 outputs from Sector NNs are then aggregated and processed in a **lightweight TP NN** (single layer, 5 input neurons), deployed on the same TP FPGA




dRICH Data Reduction Stage on FPGA: Subsectors' Design



dRICH Data Reduction Stage on FPGA: Subsectors' Design




dRICH Data Reduction: How? $\Rightarrow$ Design and Implementation



- **Design targets** (sensitivity, specificity, throughput, latency) and **hardware constraints** (mainly FPGA resource usage) must be taken into account and verified at any stage.
- For the **quantization step**, we aligned our system with the new state-of-the-art libraries for FPGA ML model implementation
 $\Rightarrow$ **HGQ2** (High Granularity Quantization), **hls4ml**, **da4ml**

dRICH Data Reduction: Dataset and Noise Generation



(Python) Noise Generation
(dRICH SiPM Dark Count)



Noise-Only Dataset

Sig+Bckg Dataset
(generated within
ePIC software framework
workflow)

Montecarlo Events

(Physics Sig + Physics Bg)


(GEANT4) Simulation

(ePIC detectors output)


Reconstruction

(digitization, quantum efficiency)

Sig+Bckg+Noise Dataset



DAM Input $\Rightarrow$ Subsector Input and Feature Extraction



Time-Information Input for Multi MLP model

Calibration
needed to use
it at DAM level


394 MHz $\rightarrow$ LSB = 2.54 ns

31	29	28	26	25	24	23	9	8	0
Col ID		Pix ID		TDC ID		Coarse Counter		Fine Counter	


TIME

- We start to evaluate how to implement the **timing information** to enhance the performance of the data reduction system.
- dRICH hits **timing distribution**
 $\Rightarrow$ **binwidth connected** to the bit resolution available from Coarse Counter and Fine Counter
- **Time normalized to first hit in each event**


$\rightarrow$ **binwidth = 2.54 ns**




DAM Input $\Rightarrow$ Subsector Input for Time Information



Time-Information Input for Multi MLP model




Time-Information Input for Multi MLP model




dRICH Data Reduction Stage on FPGA:

⇒ (1 FPGA) HW implementation



Stripped-down **HW design** (on AMD Versal™ Premium Series VPK180 Evaluation Kit) used to validate the **whole NN model (30 DAM MLPs + 5 Sec MLP + 1 Aggregation Layer)** implementation and to assess system performance ⇒ **ML prediction metrics**


dRICH Data Reduction Stage on FPGA: ⇒ (2 FPGA) HW implementation



Stripped-down **HW design**
(implemented on 2 AMD Versal™
Premium Series VPK180 Evaluation Kit)
used to stress out the **communication**
from a single Sector (5 DAM MLPs) to
a single Sector MLP and to assess
system performance
⇒ **throughput (timing requirements)**

(FPGA) HW Synthesis: 5DAM Resource Usage

- 5 DAM NN design fits into the available FPGA resources of the AMD Versal™ Premium 1802 board.
- ⇒ **resource usage** to take into account when moving to the target HW (FELIX-155 Xilinx Versal Prime) and **integrating with the standard DAQ firmware.**



(FPGA) HW Synthesis: performance

- ❏ **Throughput = 19,998 MHz**
⇒ instantiation interval (II): ~5 cycles (@100 MHz global clock)

2 FPGAs testbed

Name	Issue Type	Latency (cycles)	Latency (ns)	Interval
⌵ ⚡ top_TP_block_1		10	50.000	1
● preprocessing_block		0	0.0	0
⌵ ● hwfunc_Sec0		7	35.000	1
● fifo2array		0	0.0	1
● relu_ap_fixed_13_10_5_3_0_ap_fixed_11_8_5_3_0_relu_config4_s		0	0.0	1
● relu_ap_fixed_12_9_5_3_0_ap_fixed_10_7_5_3_0_relu_config7_s		0	0.0	1
● relu_ap_fixed_20_8_5_3_0_ap_ufixed_19_7_5_3_0_relu_config10_s		0	0.0	1
● feature_sender		1	5.000	1

1 FPGA testbed

- ❏ **(Online) Firmware** currently tested with DCR=150kHz dataset:
⇒ TPR-TNR performance compatible within ~4% with the
(offline) quantized model

(FPGA) HW Synthesis: performance

❏ **Throughput = 19,998 MHz**
⇒ **instantiation interval (II): ~5 cycles (@100 MHz global clock)**

2 FPGAs testbed

Name	Issue Type	Latency (cycles)	Latency (ns)	Interval
⌵ ⚡ top_TP_block_1		10	50.000	1
● preprocessing_block		0	0.0	0
⌵ ● hwfunc_Sec0		7	35.000	1
● fifo2array		0	0.0	1
● relu_ap_fixed_13_10_5_3_0_ap_fixed_11_8_5_3_0_relu_config4_s		0	0.0	1
● relu_ap_fixed_12_9_5_3_0_ap_fixed_10_7_5_3_0_relu_config7_s		0	0.0	1
● relu_ap_fixed_20_8_5_3_0_ap_ufixed_19_7_5_3_0_relu_config10_s		0	0.0	1
● feature_sender		1	5.000	1


1 FPGA testbed

❏ **(Online) Firmware** currently tested with DCR=150kHz dataset:
⇒ **TPR-TNR performance compatible within ~4% with the (offline) quantized model**



Conclusion

- Assessed model performance in terms of **TPR/TNR (ML classification metrics)** and **resources/throughput (HW implementation metrics)**
- Additional **input timing information** to enhance ML performance of the data reduction system
- TPR evaluation of the whole HW system (**30 DAM + 1 TP**)
- Partial **validation of 5 DAM to TP communication** $\Rightarrow$ **baseline for following developments**
- Ongoing activities on throughput enhancement $\Rightarrow$ higher clock cycle
- Development of a distributed MLP on two Felix-like FPGA including all the architectural blocks (5 DAM NNs and a full TP) is ongoing $\Rightarrow$ **validation of the 5 DAM to TP communication** and **target board deployment**



Contacts:

- ❖ cristian.rossi@roma1.infn.it
- ❖ alessandro.lionardo@roma1.infn.it
- ❖ <https://apegate.roma1.infn.it>




BACKUP

dRICH Data Reduction: Performance Evaluation and Targets

- To evaluate the model performance, we introduce:
 - **True Positive Rate (TPR, or *Sensitivity*):**
percentage of correctly classified true-labeled
Signal+Background+Noise events
 - **True Negative Rate (TNR, or *Specificity*):**
percentage of correctly classified true-labeled
Noise-Only events

$$\text{TPR} = \frac{\text{TP}}{\text{TP} + \text{FN}} \quad \text{as high as possible}$$

$$\text{TNR} = \frac{\text{TN}}{\text{TN} + \text{FP}} \quad \geq 80\% [\Rightarrow \text{reduction factor} \geq 5]$$




DAM Input $\Rightarrow$ Subsector PDU Information

- **42 input links** for each DAM, corresponding to the number of expected PDUs per subsector ($\sim 210/5$).



$\Rightarrow$ **Each PDU is input** to a neuron of the input layer of the MLP NN

$\Rightarrow$ **42 input neuron** for the input layer of the MLP NN



("Answer to the Ultimate Question of Life, the Universe, and Everything", cit.)

dRICH Data reduction: ROC studies for TPR maximizing



$$\text{TNR} = \frac{\text{TN}}{\text{TN} + \text{FP}} \geq 80\% [\Rightarrow \text{reduction factor} \geq 5]$$

$$\text{FNR} = 1 - \text{TNR}$$

dRICH Data Reduction: Dataset Generation

- Dataset “homemade” generated using **EICrecon v25.06** ⇒ **potential bias**
- To assess system performance and minimize potential dataset bias:
⇒ model was trained and validated on data from **EIC simulation/reconstruction campaigns**
- This ensures consistency with more recent software versions (e.g. **v26.01**)

Sig+Bckg Dataset

(generated within
ePIC software framework
workflow)

Montecarlo Events


(Physics Sig + Physics Bg)

(GEANT4) Simulation

(ePIC detectors output)

Reconstruction

(digitization, quantum efficiency)



However:

⇒ average number of hits of v26.01 physics-related events seems 1 order of magnitude lower wrt v25.06

⇒ **where does it lead?**

dRICH Data Reduction: Training and Validation (ElCrecon v25.06)


- We trained the 30 MLP DAM models concatenated to the single MLP TP model by using 100k Signal+Background+Noise and 100k Noise-Only events.
- **200k balanced dataset** (90% training set, 8% testing set, 2% validation set) varying the Dark Count Rate parameter

→ Tensorflow-Keras (floating-point) model:

- ⇒ drop of classification performance with increasing DCR (e.g. increasing number of noise hits per event)
- ⇒ TPR ~ 95% for noisiest case (DCR = 300 kHz).

→ (HQ2) Quantized model:

- ⇒ prediction performance drop after quantization step
- ⇒ TPR>90% for noisiest case (DCR = 300 kHz)




Time-Information Input for Multi MLP model

Calibration
needed to use
it at DAM level


394 MHz $\rightarrow$ LSB = 2.54 ns



- We start to evaluate how to implement the **timing information** to enhance the performance of the data reduction system.
- dRICH hits **timing distribution**
 $\Rightarrow$ **binwidth connected** to the bit resolution available from Coarse Counter and Fine Counter
- **Time normalized to first hit in each event**
- Distribution shows:
 $\Rightarrow$ **~ 2 ns wide peak** ($\Rightarrow$ primary interactions)
 $\Rightarrow$ **tail + second peak (~ 4 ns)** ($\Rightarrow$ secondary interactions)




dRICH: Analysis of Output Bandwidth



(FPGA) HW Synthesis: TP Resource Usage

- TP NN design (6 Sector NN + Aggregation MLP NN) fits into the available FPGA resources of the AMD Versal™ Premium 1802 board.

→ **resource usage** to take into account when moving to the target HW (FELIX-155 Xilinx Versal Prime) and **integrating with the standard DAQ firmware**.



(?) Particle Counting with the Same Architecture?

- Maintaining the same NN design (due to HW constraints related to the dRICH readout architecture), we tried to evaluate other ML tasks:

⇒ **particle counting:**

■ **classes: 0, 1, 2, 3+ particles**

- **Unfortunately**, while presenting a good capability in tagging 0-particle events (e.g. Noise-Only Events), it seems incapable of distinguish between events presenting different numbers of MonteCarlo (MC) reconstructed particles
- :(
- [maybe offline? working directly on the dRICH global information with no subsectors constraints?]

