


## Inner MPGD CyMBaL Status


Alain Delbart, Seraphin Vetter, Irakli Mandjavidze  
for the CEA/Saclay IRFU team






# CyMBaL « GEICO\_V0 » tile (under production)



micromegas stack and external closing drift cathode not shown



# CyMBaL « GEICO\_V0 » : Micromegas PCB (Version 0.8)



Drift cathode @ 3mm above MM mesh & ~-500 V

Coverlay	25 μm
copper plating	0 μm
Copper	12 μm
FR4	100 μm
Copper	12 μm
copper plating	0 μm




Coverlay	25 μm
Adhesive	25 μm
copper plating	0 μm
Copper	12 μm
Polyimide	25 μm
Adhesive	25 μm
Copper	12 μm
Polyimide	50 μm
Copper	12 μm
Adhesive	25 μm
Polyimide	25 μm
Copper	12 μm
copper plating	0 μm
Adhesive	25 μm
FR4	100 μm
Adhesive	25 μm
Coverlay	25 μm

~300 μm total PCB thickness




→ under production

# CyMBaL « GEICO\_V0 » : Mechanicals for tile assembly





Arc gas distribution




- Production drawings for mechanicals and for the flat tile and cylindrical tile assembly toolings are done.

- Production (incl. 3D printing) in external companies and in internal workshop.


Arc gas inlet



DETAIL A  
ECHELLE 5:1




# « GEICO V0 » production & AIVT timeline



- **Critical path is still the PCB production.** First order (10 pces, version 0.8) placed on 4/3/2026.
- Expected delivery of **7 weeks for ~beginning of june.**
- Second order for 10 PCBs to another supplier expected next week.
- Cathode order to be placed within 2 weeks (file for production done, discussions with suppliers are on-going).
- KEL connectors and KEL-KEL cables for the 768 ch. readout coupling were received.
- KEL-Mech8 adapter card(for DREAM r/o electronics) and HV card design are about to be finished.
- **No margin ! ~2 weeks margin could be recovered only by :**
  - reducing to minimum the final tile performance tests
  - descoping from cylindrical to flat tile (backup mechanicals could easily be produced)


# CyMBaL tiles integration & test article design




CyMBaL: Current design

Services  
via patch panel(s)

Design of a tile / **test article** (Cylindrical)



- ❖ 3 OF (to DAM)
  - ❖ 5 HV cables
  - ❖ 3 LV cables (1 tile)
  - ❖ Gas I/O (2 tiles)
  - ❖ FEB cooling I/O
- 2 tiles – 6 FEBs+DC/DC  
few l/min of 18°C water



**48 tiles: 12 in  $\phi$   $\times$  4 in z (integration in GST in “fish scale”)**

- ❖  $R_{\min} = 55.5 \text{ cm}$ ;  $R_{\max} = 61.5 \text{ cm}$
- ❖ Overlaps in  $\phi$  and in z for hermeticity (~2-4 cm)
- ❖ 768 readout channels/tile
- ❖ **36K readout channels in 3 FEBs/tile**

## Module dimensions

$Z = 673 \text{ mm}$  /  $R * \phi = 366 \text{ mm}$

## Active zone dimensions

$Z = 590 \text{ mm}$  /  $R * \phi = 340 \text{ mm}$

## Weigh estimates


~1 kg / tile + ~0,6 kg / FEB

## Expected performances

- ❖ Spatial resolution:  $< 300 \text{ (} 500 \text{)} \mu\text{m}$  in Z ( $r * \phi$ )
- ❖ Time resolution ~20ns
- ❖ Efficiency  $\geq 98\%$
- ❖ Material budget ~0.5%  $X_0$



18-20°C water cooling for the CyMBaL Front-End of **updated estimate of max 58 W / Tile (2.8 kW total for CyMBaL)**

# Low-Voltage power distribution on-going studies



From I. Mandjavidze slides (2026/04/07)

- Is it worth to have 4<sup>th</sup> shared DCDC converter as a source of 2.5V ?
- Comparison is given for Salsa current of 2A (baseline)




- Comparable power consumption and heat dissipation wise
- Scheme on the left seems easier to implement

→ To be discussed at next 16 april E&DAQ WG meeting  
Possible synergies / card sharing with AC-LGAD  
TOF LV power distribution ?




# High-Voltage distribution proposal

- 5 HV power lines per detector tile
  - 4 independent resistive segments at O(+500V)
  - 1 Drift electrode at O(-1 000V)
  - Limits -1.5 kV, +1kV, 100  $\mu$ A



- Reminder : 48 detector tiles
  - Groups of 24 tiles powered from electron and ion sides

# Status of CyMBaL barrel design



EPIC

BNL-Purdue-Saclay bi-weekly meetings. First concept of CyMBaL – AC-LGAD TOF interface to work on.

