

AstroPix BIC General Meeting, Apr. 24 (2026) / C. Kim (PNU)

- **AstroPix-v3 study**

- Purpose:

- Long term:** establish a reliable mass chip test system (including future v5)
- Short term:** preliminary chip test in early – mid May
 - QA framework is under development: only a few basic checks are available
 - Use existing v3 chips for minimal test: electrical contact and communication (chip ↔ probe card), QA framework running (e.g., threshold scan)

- Chip test apparatus readiness

- Automated chip test machine:** produced (October 2025) and ready
- Probe card:** produced (Nov. 2025) but additional adapter card is required (under production)
- QA framework:**
 - Under development by using v3 chips on the carrier
 - QA skeleton (bootstrap, protocol, configuration, etc.) is ready
 - A few basic QA items are ready: communication (FPGA ↔ Gecco ↔ chip), injection capability for a few selected pixels, and threshold scan



Chip test apparatus Chip test machine, 1/5

- **Automated chip test system**

- **Composition:**

- a. Test machine (developed by C-ON Tech):

- a-1. Chip handling system

- a-2. Optical alignment and vision inspection system

- b. Probe card for a specific chip (e.g., ALICE ALPIDE or AstroPix_v3)

- **Major design goals:**

- a. Capable of scalable, efficient, and precise tests for an individual chip

- b. Versatile and flexible design based on the modular structure**



- (i.e., adoptable with the current v3 chip and the future v5 chip by module replacement)

Chip test apparatus Chip test machine, 2/5

Introduction to Equipment



➤ Description

- Probe Test System
- Tray Loading : Manual
- Probe Test Motion : Z Axis – Servo Motor
- Chip Picker Motion : X,Z Axis - Servo Motor
- Transfer Motion : YAxis - Servo Motor
- Vision : Dispensing Align Top(1EA)/Bottom Vision(2EA)
- PC Control
- Main Equipment Size : 1,500 (W) x 950(D) x 1700(H)
- Power : 220V 1P 50/60Hz
- Inspection spec : Min 45um



Chip test apparatus Chip test machine, 3/5

Process Flow




Chip test apparatus Chip test machine, 4/5

- **Photograph (Oct. 2025)**





Chip test apparatus Chip test machine, 5/5

- **Workflow demonstration (Oct. 2025)**



Chip test apparatus Probe card, 1/5




- **Benchmarking the wafer testing system for ALICE ITS3**
 - **CAVEAT: this is an example!**
 - a. Separated to “FPGA + Proximity board” + “Probe card”
 - b. PNU plans to make a similar structure



Chip test apparatus Probe card, 2/5

- **AstroPix_v3 single chip operation**

- FPGA board + Proximity board + Chip on carrier board
 - Keep the “FPGA + Proximity” parts as they are
 - Required probe card: do current carrier board’s function
 - Carrier board’s circuit should be transferred to new PCB




Chip test apparatus Probe card, 3/5




• Operation via probe card

- Probe card:
 - a. Contains carrier board's circuit
 - b. Transfer info via 50 pins connector ([link](#)) and cable ([link](#))
- Adapter card (design is underway):
 - a. To be plugged into the proximity (GECCO) board
 - b. Enables electrical contact check + receives info from probe card


50 pins connector and cable




Port carrier board circuit to the probe card PCB



Adapter card receives the cable



Chip test apparatus Probe card, 4/5



- **Probe cards are produced (Nov. 2025)**
 - Total # of produced units: 3
 - a. These cards were sent to the test machine company for physical alignment
 - b. Mistake: produced probe card and adapter lacks electrical contact check capability

Chip test apparatus Probe card, 5/5

- **Status**

- A new adapter card is being produced

- a. Contains comparators: capable of electrical contact check

- b. Design update: attach a power module (major source of delay)**

- b-1. Current chip operation scheme cannot perform I-V scan (rely on external power supply)

- b-2. Down payment for future probe card's power module

- c. Future probe card for official versions (v5 or v6):

- c-1. Fully mimic probe card used for ALICE ALPIDE

- c-2. Put FPGA chip, power module, and needles in one form factor

- Short term plan

- a. Expect the new adapter card being completed in early May

- b. Perform field test by using current v3 chips and setup in early – mid may:

- b-1. Adapter card working

- b-2. Preliminary test with full chip test system


- (test machine + probe card + adapter card on v3 chips)

Chip test apparatus QA framework, 1/3

- **List of chip test items for ALICE ALPIDE (also applicable to AstroPix_v3)**

1. **Powering test:** power on/off
2. **Vbb I-V test:** apply the reverse substrate bias from 0 V down to -6 V
3. **DAC scan:** verify that each DAC is working by scanning through all its code words
4. **Power on reset test:** check the functionality of power on reset
5. **SEU check:** monitor the SEU counter and the flag bits on idle operation
6. **Register test:** check all registers by writing and reading back to find stuck bit
7. **FIFO test:** check all the generated memory blocks
8. **Data port test:** verify its functionality to send quasi-static patterns in case of the readout test failure
9. **Digital scan:** inject single hits directly into the in-pixel memories and read back
10. **Fake hit rate:** measures the number of noisy pixels and faulty front-ends
11. **Analog scan DP:** exercise the analog front-end and the full readout chain of ALPIDE
12. **Threshold scan:** test all analog front-ends/pixels by using analog pulse injection
13. ~~High speed link check:~~ check its functionality (N/A to AstroPix_v3)
 → **Daisy chain SPI interface:** test the interface is working (only to AstroPix_v3)


Probecard Measurement Time




Chip test apparatus QA framework, 2/3

- Expected elapsed test time per chip:
 - CAVEAT: this is an assumption based on ALPIDE
 - Elapsed time for test via probe card: ~190 sec
 - Total elapsed test time per chip: ~500 sec

Probecard Measurement Time




Chip Test Time



Chip test apparatus QA framework, 3/3

- **Python based QA framework is being developed for the chip test**
 - Being developed based on official AstroPix firmware (A-STEP)
 - a. Components: bootstrap, configuration, communication, QA modules, analysis, and runner scripts.
 - b. Although this framework uses A-STEP firmware and official decoder logic, the other parts (above components) are independent modules – this framework plans to focus on the efficient mass chip QA




Raw binary check for the threshold scan
in the range of [150, 300] (mV), w/ 25 mV step

LAST SLIDE

Backup Chip test machine – tray loading

Tray Loading (Good / Reject Unit)




Confidential

Example photograph of chips on the tray
(CAVEAT: this is not the device being developed!)






Backup Chip test machine – sensor pickup

Sensor Pick up Unit





Backup Chip test machine – visual inspection

Sensor Chipping Inspection




Backup Chip test machine – moving stage

Working Stage (Motorized)



Backup Chip test machine – probe test


Probe Test



Rotation Motorized Stge







Probe Test Board

Tilt Manual Stge X,Y Axis



Backup Chip test machine – probe card schematic

- Final schematic and PCB (October 2025)



Backup Chip test machine – pad mapping

• Pad - needle mapping

– Final # of pins assigned: 97 out of 106 pads

NO	PAD NAME	Added by CKim	X	Y
1	spi_left_MISO<1>		336.5	1055
2	spi_left_MISO<0>		336.5	955
3	spi_left_MOSI		336.5	855
4	spi_left_CLK		336.5	755
5	spi_left_CSN		336.5	655
6	sample_clock_left		336.5	555
7	sub!		385	128
8	sub!		485	128
9	sub!		585	128
10	sub!		685	128
11	subpixels		1185	338
12	vssaPmos!		1685	338
13	vssaPmos!		1785	338
14	vdda!		1885	338
15	gnda!		1985	338
16	vdda!		2085	338
17	gnda!		2185	338
18	vssa!		2285	338
19	vssa!		2385	338
20	vdda!		3885	338
21	gnda!		3985	338
22	vdda!		4085	338
23	gnda!		4185	338
24	vssa!		4285	338
25	vssa!		4385	338
26	vdda!		5885	338
27	gnda!		5985	338
28	vdda!		6085	338
29	gnda!		6185	338
30	vssa!		6285	338
31	vssa!		6385	338
32	sample_clock_p		8285	338
33	sample_clock_n		8385	338
34	vdd!		8485	338
35	gnd!		8585	338
36	interrupt		8685	338
37	res_n		8785	338
38	timestamp_clk		8885	338
39	hold		8985	338
40	sr_CK1		9085	338

41	sr_CK2		9185	338
42	sr_LOAD		9285	338
43	sr_SIN		9385	338
44	sr_RB		9485	338
45	sr_SOUT		9585	338
46	vdd!		9685	338
47	gnd!		9785	338
48	-	No needle required	9885	338
49	-	No needle required	9985	338
50	vssa!		10885	338
51	vssa!		10985	338
52	vdda!		11085	338
53	vdda!		11185	338
54	gnda!		11285	338
55	gnda!		11385	338
56	VPBias	No needle required	11485	338
57	VN	No needle required	11585	338
58	blpix		11685	338
59	VPLoad	No needle required	11785	338
60	gnda!		11885	338
61	vdda!		11985	338
62	Inj		12085	338
63	gnda!		12185	338
64	ThPix		12285	338
65	vminuspix		12385	338
66	gnda!		12485	338
67	vdda!		12585	338
68	ampout		12685	338
69	Qdac<0>	No needle required	12885	338
70	Qdac<1>	No needle required	12985	338
71	vssa!		13085	338
72	vdda!		13185	338
73	gnda!		13285	338
74	Vtemp<0>		13385	338
75	Vtemp<1>		13485	338
76	VCasc2!		13585	338
77	VNPMOS	No needle required	13685	338
78	vdda!		13785	338
79	gnda!		13885	338
80	Vtemp<2>		13985	338

81	Vtemp<3>		14085	338
82	VCase	No needle required	14285	338
83	ThPMOS		14385	338
84	vssa!		14485	338
85	vdda!		14585	338
86	gnda!		14685	338
87	vssa!		14785	338
88	vdda!		14885	338
89	gnda!		14985	338
90	Diginj		15185	338
91	vdd!		15385	338
92	gnd!		15485	338
93	ring4		16585	128
94	ring3		16885	128
95	ring2		17185	128
96	ring1		17485	128
97	sub!		17985	128
98	sub!		18085	128
99	sub!		18185	128
100	sub!		18285	128
101	sample_clock_right		18273.5	555
102	spi_right_CSN		18273.5	655
103	spi_right_CLK		18273.5	755
104	spi_right_MOSI		18273.5	855
105	spi_right_MISO<0>		18273.5	955
106	spi_right_MISO<1>		18273.5	1055

