



DC|DC POWER BOARD V1

for

ACLGAD ASIC & READOUT BOARDS

BROOKHAVEN NATIONAL LAB

CERN bPOL48V BASED CUSTOM 30W LOW VOLTAGE REGULATOR BOARD

Report by Tim Camarda (BNL)

Contributions and Acknowledgments on slide 12

Requirements & Specifications for fTOF....

Physical & Electrical

Parameter	Requirement	Actual	Notes
Topology	Stepdown Buck/non-isolated		Input power isolated
PCB Footprint <input checked="" type="checkbox"/>	103mm x 22mm (62mil PCB)		22.7cm ²
Power Density <input checked="" type="checkbox"/>	~1.36W /cm ² (8.54W/ in ²)		10W / channel V _{OUT} = 1.2V, I _{OUT} = 8.3A
Input Voltage Range	13V – 15V _{IN}	14V	V _{OUT} = 1.2V 11.7 : 1 conversion ratio w/ 14V _{IN} ~8.5% _{DUTY} → ~86 _{ns} on-time @1MHz 40 _{ns} bPOL48V minimum
Output Current <input checked="" type="checkbox"/>	8.3A or 10W/channel	8.3A	83% of max current
Maximum Rated Output Current <input checked="" type="checkbox"/>	10A _{MAX} 12W/ch	10A	nominal 8.3A (10W/ ch)
Input Under Voltage <input checked="" type="checkbox"/>	< 13V _{IN}	~12V	bPOL48V requires V _{IN} > 12V
Load Regulation <input checked="" type="checkbox"/>	1.0%	<0.5%	1A to 10A load _{MAX}
Output Noise & Ripple Pre-LC filter (25MHz) <input checked="" type="checkbox"/>	< 1%	0.7%	< 8 _{MV p-p} bulk capacitance (pre-filter)
Output Noise & Ripple post-filter <input checked="" type="checkbox"/>	0.1%	0.15%	Typically achieved with Linear Regulation & PSRR but not an option here Should improve w/ 5 th order filter or even with addition of decoupling on ASIC board
Transient Response <input checked="" type="checkbox"/>	1.0%	0.4%	recovery band


Efficiency & Environment

Parameter	Requirement	Notes
Efficiency	70%@10W	Measured Efficiency _{PEAK} >78.8% Efficiency _{10W} ≈ 68.9% @ F _{SW} = 1MHz
Operating Temperature	0°C to 50°C	Without derating
Maximum T _{JBUCK}	< 80°C	35°C _{AMBIENT INNER DETECTOR}
Maximum T _{JGaN}	< 100°C	35°C _{AMBIENT INNER DETECTOR}

Tested to spec

30W ACLGAD LV POWER BOARD Load, Thermal & Output Ripple Testing

Report by Tim Camarda, BNL



LOAD & THERMAL TESTING

CH1A = 1.2V, 8.3A = 10W
CH2A = 1.2V, 8.3A = 10W
CH3D = 1.2V, 8.3A = 10W

After 1 hour:
Heat Sink w/ small fan: 40°C
PTAT (bPOL48 internal): 60°C
Inductor: 50°C


Power Efficiency => P_{IN} / P_{OUT} 68.9%

Inductor construction...


The switching inductor is confined to a L=12mm x W=10mm x H=9mm footprint on the PCB.

~260nH to 300nH 10A air-core inductor wound in anti-parallel with 18AWG magnet wire: 10x turns/ side

12mm x 10mm space
Note: height restriction is ~9mm



100mm x 20mm PCB, 2oz copper top / bottom



Two continuous coil segments positioned anti-parallel to each other.

Power inductor design criteria

- saturation current
- low DCR
- core loss (non for air)
- EMI containment
- Ripple current

Inductor DC resistance = ~4.4mΩ

$$P_{\text{LOSS INDUCTOR DC}} = I^2 * R_{\text{DC}} = 8.3^2 * 4.6E-3 = 0.3W$$

$$P_{\text{LOSS INDUCTOR AC}} = I_{\text{RMS_AC}}^2 * R_{\text{AC}} \Rightarrow P_{\text{AC_loss}} = (I_{\text{RMS_AC}})^2 * R_{\text{AC}}$$

$$I_{\text{RMS_AC}} = \frac{\Delta I_L}{\sqrt{12}} = \frac{4.09 \text{ A}}{3.464} = 1.180 \text{ A} \Rightarrow P_{\text{AC_loss}} = (1.180 \text{ A})^2 * 0.243 \Omega$$

$$P_{\text{AC_loss}} = 1.392 * 0.243 \approx 0.340W$$

$$P_{\text{LOSS INDUCTOR DC+AC}} = 0.30W + 0.340W = 0.640W_{\text{TOTAL INDUCTOR LOSSES}}$$

$$0.640W / 10W = 6.4\%_{\text{INDUCTOR LOSS (not too bad for high frq buck converters)}}$$

Frequency:	1.00900MHZ
Impedance:	243m+j1.7Ω
Series L:	267.93nH
Q factor:	7.000



VNA measurement profile for 270nH air-core inductor @ 1.0MHz

The inductor value in Henrys is chosen to balance practical physical size, Inductor ripple and losses. We try to achieve a ripple current between 30% to 50%


$$\text{Inductor ripple } I = L * \frac{di}{dt} \rightarrow \Delta I_L = \Delta t / L = \frac{V_{\text{IN}} - V_{\text{OUT}} \text{ sw time}}{\text{Inductor in Henrys}} = \frac{12.8V * 86E-9}{268E-9} = 4.09A = 41.0\%$$

of 10A load

Power Efficiency...



Peak Efficiency_{1.0MHz}: 78.8%
Efficiency_{10W}: 68.9%
Load Regulation: 0.30%
Inductor: 268nH air-core
V_{IN-REMOTE SENSE}: 14.0V
Cable Length V_{IN}: 60_{FEET}



1.0 MHz Fsw Efficiency vs load current
V_{OUT} vs load current


- Efficiency is dominated by *switching losses* as evident when increasing F_{sw} from 1.0MHz to 1.5MHz
- As per inductor loss calculation in slide five, inductor losses decrease with F_{sw} increase
- However, switching losses increase with higher F_{sw}
- Conclusion: Optimized switching frequency seems right about 1.0MHz

Noise/ Ripple measurements...

NOTE: Noise & Ripple measurements combined
No significant measurable difference above 25MHz

	Value	Mean	Min	Max	Std Dev
2 Peak-Peak	537.7 μ V	575.1 μ	486.9 μ	700.5 μ	80.02 μ

Baseline noise w/ DC converter turned off





Noise/ Ripple measure pre-filter stage $\sim 0.7\% \approx -52\text{dB}$ attenuation

3rd order low pass LC filter
(readout board)


POL ripple measure
@ pre-filter stage

LV PB




Noise/ Ripple measure post-filter stage $\sim 0.15\% \approx -12.5\text{dB}$

Radiated EMI (relative measurements with H-Field Probe)...



- switching node ringing (minimize in the layout efficiency)
- loop parasitic + LC resonance
- PCB stackup => Switching node is placed 3-4 mils from ground return plane




H-field EMI probe positioned to obtain strongest reading

Field strength exponentially decays as probe distance increases

Switching Inductor Nearfield EMI measure

bPLO48V & GaN Thermal Performance & Power Losses...

Results presented here are with 11mm x 20mm x10mm aluminum Heatsink...Board will be used with liquid cooling plate in fTOF & bTOF assembly



Package size: 2.59 x 3.85 mm
EPC2152 ePower™ Stage IC
Driver stage for bPOL48V with internal GaN switch

Absolute Maximum Ratings				
SYMBOL	PARAMETER	MIN	MAX	UNITS
V _{IN}	Input voltage		80	V
SW (continuous)	Output switching node (SW to GND), continuous		80	
V _{DD}	Internal low side supply voltage		14	
V _{BOOT-SW}	Internal high side supply voltage (V _{BOOT} to SW)		14	
HS _{IN} , LS _{IN}	PWM logic inputs	-1	5.5	°C
T _J	Junction temperature	-40	125	
T _{STG}	Storage temperature	-55	150	

Try to stay within 80% or 100°C
Note: device with bottom heatsink has a theoretical power output of ~40W!
We need ~ 15W / channel (44W / 3)

Conditions after 1hour: CH1: 10W_{OUT} Ch2: 10W_{OUT} CH3: 10W_{OUT}

Ambient: 21°C

bPOL48V PTAT_{bPOL#2} measure external case: 48°C

Note: T_J falling trip level 80°C (120° shutdown)
We can derive from this a SOA of ~ 80°C

- ⇒ T_J = 60.3°C (reported junction temperature from bPOL48V)
- ⇒ 39.3°C rise over ambient
- ⇒ Calculated for 35°C_{AMBIENT} => T_J is around 74.3°C

GaN device: measured external case: 60°C

NOTE: T_J is calculated for case package thermal resistance
Thermal Wafer Chip => Very low case to junction thermal resistance

- ⇒ T_J ≈ 63°C
- ⇒ 42°C rise over ambient
- ⇒ Calculated for 35°C_{AMBIENT} => T_J is around 77°C

Thermal management: Total board power => 30W / ~70.0%_{EFF} = 43.0W_{TOTAL}

$$P_{loss} = P_{TOTAL} - P_{LOAD} = 43W - 30W \approx 13.0W_{LOSS}$$

How efficient does our heatsink need to be to keep the board from going > 50°C ?

$$\theta_{sa} = \frac{50^{\circ}\text{C} - 35^{\circ}\text{C}}{13.0\text{W}} \quad \theta_{sa} = \frac{15^{\circ}\text{C}}{13.0\text{W}} \approx 1.15^{\circ}\text{C/W}$$


Thermal resistance from HS to ambient

Cooling plate thermal performance still needs to be done!

UMPT/ UMPS Power Blade Mating Connectors

Contact Power Density => Required maximum current: 10A_{MAX}

Connector real-estate: (20mm x 8mm) 160mm²



Required power / thermal density


2x pairs each 10A => Total of 40A => 40A * 1.2V = 48W

48W / 1.6cm² = 30.0W / cm²


Manufacturers derating curve calculated power density => 49.6W / cm²

EIA-364-31 ENVIRONMENTAL TESTING FROM SAMTEC:


- High humidity environment
- Temperature cycling: 25°C to 60°C
- Aging Contact Resistance over 10_{YEARS} (LLCR) => Δ 0.001 Ohm



If necessary...we could parallel contacts by eliminating the requirement to monitor PTAT and unify Enable 1 and 2



Transient load testing...




Output deviation for a ~40% load step with 1 A/μs slew rate.

$$\text{Recovery band} = V_{\text{ABOVE}} / V_{\text{OUT}} \times 100 = 4.8\text{mV} / 1.2\text{V} = 0.4\%$$



3A transient load response 60% to 100% ΔLoad

For a +/- 1% recovery band acceptable tolerance is $1.2\text{V} \times 0.01 = \Delta 12\text{mV}$ Measured: +4.8mV_{ABOVE} -3.2mV_{BELOW}




- Power-up impulse response into an 8.3A load
- Simulate power-up from platform 14V power w/ buck enabled
- Feeder cable: ~60feet

Recap...

Overall, our testing results look very good.


- Board thermal transfer characteristics are carrying away the heat quite well. With 30W loading the small HS (100mmx10mm x 10mm) with a small fan, the board is operating ~40°C after 1 hour...
- bPOL48 buck converter internal running under 50°C (well within spec)
- *GaN FET temperature SAT*
- Efficiency looks decent with >78.8% peak and 10W efficiency 68.9%
- Noise & Ripple look very good => 0.15% post filter, ripple could improve at ASIC board with more capacitance or 5th order filter to achieve <1mV ripple
- Near field EMI looks good also...
- 60 foot feeder cable test: stable performance
- 3A transient response: < 1%
- Repetitive power cycling: SAT



power board side view plugged into test load PCB

Next board spin...

- Mitigate switchnode parasitics



Move switchnode to top layer

Contributions:

Gerard Visser.....(Indiana U.) For his suggestion on the inductor winding

Acknowledgements:

The following people helped in securing funding and or getting us sample bPOL48V2 buck regulators necessary to complete this project

Prithwish Tribedy.....(BNL)

Tonko Ljubacic.....(Rice U.)

Norbert Novitzky.....(ORNL)