

More efficiency with bPOL48 DC/DC for ePIC

G. Visser Indiana University 6/11/2026

Constraints:

- Use bPOL48 ASIC and GAN IC of some sort
 - Another strategy is evaluate radiation tolerance of various COTS silicon IC's, not discussed today
 - bPOL48 is only a controller – need GAN chip with integrated driver (e.g. EPC2152 that bPOL48 was designed to be paired with); there are not many options – and the options are not ideal
- Nonmagnetic inductor (I mean, no core) due to ePIC B field
 - Not required for LFHCAL, BHCAL, nHCAL? Iron powder will work, and more efficiently!
- My focus is on up to a 1 – 3 A load current, 1.0 – 3.3 V output
- Vin will be chosen to optimize some combination of efficiency and cable size/mass
 - Details will vary by subsystem, but in practice I think we would like 15 – 20 V input probably
 - Upper end of this likely constrained by Wiener MPOD specifications, *or we get a custom version*

Loss type	general formula	Case A	Case B
bPOL48 power	$V_{dd} * 6\text{mA}$	$6\text{mA} * 20\text{V} = 120 \text{ mW}$	$6\text{mA} * 5\text{V} = 30 \text{ mW}$
GAN power (gate drive, mostly)	$V_{dd} * I_{dd\text{GAN}}$; (20% proportional to f)	$26\text{mA} * 20\text{V} = 520 \text{ mW}$	$21\text{mA} * 5\text{V} = 105 \text{ mW}$
high FET I^2R	$\beta * I_L^2 * R$	$\beta * (2 \text{ A})^2 * 10\text{m}\Omega = 4 \text{ mW}$	$\beta * (2 \text{ A})^2 * 9\text{m}\Omega = 3 \text{ mW}$
low FET I^2R	$(1-\beta) * I_L^2 * R$	$(1-\beta) * (2 \text{ A})^2 * 10\text{m}\Omega = 36 \text{ mW}$	$(1-\beta) * (2 \text{ A})^2 * 10\text{m}\Omega = 33 \text{ mW}$
inductor I^2R_{DC}	$I_L^2 * R$	$(2 \text{ A})^2 * 44\text{m}\Omega = 176 \text{ mW}$	$(2 \text{ A})^2 * 60\text{m}\Omega = 240 \text{ mW}$
inductor I^2R_{AC}	(Parseval's thm.)	400 mW	153 mW
charge losses	$Q * f * V_{IN}$	$\sim 37\text{nC} * 1.3\text{MHz} * 20\text{V} = 960 \text{ mW}$	$22\text{nC} * 750\text{kHz} * 20\text{V} = 330 \text{ mW}$

(~62 % efficiency calculated;
consistent w/ Norbert's meas.)

(~79 % efficiency calculated;
can we actually get that?)

Case A: bPOL48+EPC2152, 20 V in, 1.8 V 2 A out, 1.3 MHz, foCAL PCB toroid

Case B: bPOL48+EPC23104, 20 V in + 5 V auxiliary (ideal), 1.8 V 2 A out, 750 kHz, GV solenoids

duty factor $\beta = 1.8/20 = 0.09$ (roughly!),

see backup slides here for inductor measurements

case A except w/ iron powder inductor:
8 mW DC loss, 20 mW AC loss

Three lines of attack

- Lower the frequency
 - But the inductor losses will go up, for same dimensions of it
- Use the EPC23104 which has substantially lower charge losses *and which enables the third way:*
- Power the converter circuits from 5 V auxiliary
 - Simplest way – a separate input to the board
 - Best way – steal this power from a DC/DC output somehow – even at 50% efficiency it helps
 - Only feasible for a 3 V or higher output, I think


Or as a last resort

- Lower the input voltage
 - Bad idea though, since the whole point of using DC/DC was to *raise it as much as possible* and hence reduce the wire size and mass
- Rearrange system to gang more loads together on each DC/DC
 - More channels per DC/DC (more channels per FEB? More FEB per DC/DC?)
 - It sounds nice but in some cases it might conflict with system/mechanical constraints, and might introduce new problems with voltage drops in connections




EPC23104_sim.asc EPC23104_sim.raw

- Simulation models available for EPC23104 (and EPC2152)
- Currently working on this to evaluate efficiency and develop 5 V auxiliary supply circuit
- Have to live with some defects in the model...



- Prototype board design in progress
 - Based on foCAL v2.1.2 (Altium imported to kicad) and EPC23104 eval board (“EPC90152”)
 - 4x bPOL48 chips available for this




x = 0.99793ms y = 1.81058V, 2.264A

Development plans

- Prototype board w/ solenoid inductor, bPOL48 + EPC23104, 5V auxiliary, and attempted prototype of deriving the auxiliary from 3.3 V output. Test results in July.
- Need a set of specifications – **mainly mechanical and thermal** – for a generic ePIC DC/DC module

- Like the foCAL v2.1.2
except



- with some provision for conduction cooling to the main board
 - with an input filter!
 - and maybe an output filter
 - possibly a different connector
- “Final” design of this DC/DC either as a module, if there are other applications, or else simply on the bwd and fwd ECAL FEB’s. (On the FEB’s certainly makes cooling easier, in these cases... But the module, if it will be useful, is worth pursuing.


Help define the module specifications!

BACKUP SLIDES – OLD PRESENTATION ON bPOL48 TESTING, slightly refreshed

Investigations on bPOL48 / EPC2152 with FoCAL v2.1.2 power board (hacked)

- Efficiency
- Noise
- Transient response

my work is aimed at 1.8 V, 1 – 2 A loads (FEMC)





shown before output filter was added

1st pass 1.2 μ H inductor



(It's immediately evident from bPOL48 / EPC2152 datasheets that for a 1 – 2 Amp output, we want to operate at a much lower frequency than "standard" bPOL48 applications... say 750 kHz)

2x (25 turn 24AWG 3.5mm ID) prototype coil



A look at some key waveforms (1.2 μH , 1.8 V ~1.35 A out)

Edge 1.33 A Auto Stop Horizontal 400 ns/ 6.8 ns Acquisition 10 GSa/s 40 kpts Sample Hist 1.54 k RT Info 20 2025-09-10 15:51:29




	Current	Max	Min	Mean	RMS	σ (S-dev)	Event count	Wave count
Meas Group 1								
Frequency	758.56 kHz	759.91 kHz	756.58 kHz	757.98 kHz	757.98 kHz	554.03 Hz	566	566
Pos. duty cycle	13.473 %	13.605 %	13.284 %	13.424 %	13.424 %	0.054 %	566	566
Meas Group 2								
Peak to peak	1.9605 A	2.0079 A	1.9447 A	1.9653 A	1.9653 A	10.72 mA	566	566
Cycle mean	1.3239 A	1.3723 A	1.2714 A	1.3277 A	1.3278 A	16.114 mA	566	566
Cycle RMS	1.4318 A	1.4771 A	1.3834 A	1.4358 A	1.4359 A	14.985 mA	566	566

C1 4 V/ 0 V 500 MHz DC-1 M Ω 10:1

C2 400 mA/ 0 A 500 MHz DC-1 M Ω inv

A closer look at switch node waveform



Meas Results


	Current	Max	Min	Mean	RMS	σ (S-dev)	Event count	Wave count
Meas Group 1								
Pos. pulse	176.93 ns	179.61 ns	174.23 ns	176.97 ns	176.97 ns	728.8 ps	4483	4483
Period	---	---	---	---	---	---	0	4483
Pos. duty cycle	---	---	---	---	---	---	0	4483

Statistics:


C1
3 V/
0 V DC-50 Ω 4 GHz

** EPC23104 (newer version of EPC2152) offers a "knob" to address this, as well as other improvements... (but a bigger package, might not fit, e.g., in TOF application)

A closer look at switch node waveform, cont'd



A closer look at switch node waveform, cont'd



Also note from this correspondingly the 1.7 ns rising edge (previous slide) implies a 11.4 A glitch (which is not welcome from noise perspective...)

Some remarks on efficiency


- FoCalDCDC v2.1.2 layout generally good
 - widely spaced capacitors on input net might be ringing between them (I didn't try to measure it)
 - switch net on PCB has too much parasitic capacitance to ground; entirely avoidable and this wastes power and increases EMI
 - but it is a nice module design with all I/O on one end, far from switching current paths, probably very good for reducing conducted EMI
- For low load currents, bPOL48/EPC2152 efficiency suffers greatly from “background” losses (chip supply currents, gate charge, switch node charge, ripple current losses)
 - *The FET's are 4 – 5× too large! Operate at lowest reasonable frequency!* (DCR of the larger inductor is not a big deal at low current)
 - Consider EPC23104 (half the charge losses, lower I_{SUPPLY} too)
 - With EPC23104, only 5 V supply is needed (bPOL48 can work from 5 V input), so we could maybe power the converter from the output, after startup – significant power savings
- EPC23104 likely has adequate radiation tolerance
 - an all-GAN device (AFAIK) just like EPC2152
 - CERN DC/DC team is already working on testing it, we may hear more about this soon

Efficiency


plots for the case of 15 V and 19 V input, 1.8 V output

(Note: voltage drop in input and output filter inductors is excluded here.)

power in, out, and lost



efficiency



75 mΩ DCR losses correspond to FET and inductor specifications.

Other losses are roughly independent of load current **and are dominant** here. (Not the way it should be.)

About **0.23 W [0.36 W @ 19 V]** due to switch capacitance, about **0.45 W [0.57 W]** chip supply power.

About **0.19 W [0.21 W]** due to inductor AC ripple I²R losses.

Noise (EMI)

Despite the PCB layout with large parasitic capacitance on switch node, noise seen at FoCalDCDC v2.1.2 output is reasonably low, if an input filter is implemented.

I added a small output filter too (3 mV drop @ 1.5 A load, probably acceptable).

Switching ripple part of the output noise is good. (Spikes will be further reduced with a better layout, certainly.)



Low frequency part of output noise is not very good. May be tolerable. *Much better performance is seen with some COTS DC/DC chips.*

Sources of low frequency noise:

- Reference voltage into error amplifier – no control over this, fixed in bPOL48 design
- Resonance in buck “filter” – I think that’s ruled out, noise peak did not move much upon adding a large tantalum capacitor
- Loop phase margin – yes some improvement possible (see below)
- Noise from large resistor values in feedback – that can’t be helped, it is constrained by bPOL48 design

I have not yet looked at “radiated” noise, only conducted noise, which is probably the more significant (for FEMC application at least). Radiated noise measurement is rather subjective anyway.

Noise (EMI) (conducted)



C1 1.5 mV/ 0 V DC-50 Ω 800 MHz


M1 10 dB/ FFTmag(C1) RBW: 5 kHz -40 dBm

R1 10 dBm/ -90 dBm

Meas Results ChPow -50.74 dBm

Noise (EMI) (conducted)

ca	Edge	5 mV	Auto Stop	5 μ s / 0 s	10 GSa/s	Sample	Hist 1	RT	Info	2025-09-13 18:15:03	RS
----	------	------	-----------	-----------------	----------	--------	--------	----	------	---------------------	----



c1



1 mV/

0 V 800 MHz

DC-50 Ω



Note: This plot is from before the low frequency noise improvement (slide 13)

Low frequency [unfilterable!] noise



C1	M1	R1
1 mV/	10 dB/	10 dBm/
0 V	FFTMag(C1)	-90 dBm
800 MHz	RBW: 300 Hz	-40 dBm


~22 kHz noise peak suppressed with FB capacitor



C1	M1	R1	Meas Results
1 mV/ 0 V DC-50 Ω	10 dB/ FTMag(C1) RBW: 300 Hz -40 dBm	10 dBm/ -90 dBm	ChPow -55.31 dBm

Transient response (1.5 A to 2.5 A)

Edge 1.59 A Norm 500 μ s/ 0 s 2 GSa/s 10 Mpts Sample Hist 44 RT Info 20 2025-09-15 12:28:29



C1 4 mV/ 0 V 800 MHz DC-50 Ω

C2 200 mA/ 2 A 500 MHz DC-1 M Ω

Conclusions

bPOL48 works reasonably well for 15 – 18 V input, 1.8 V ~1.5 A output.

Maybe it can work a little better if EPC23104 can be used instead of EPC2152. Particularly if things can be powered from the output (5 V).

Some optimization work remains for the inductor design, I/O filters, and feedback.

If COTS DC/DC parts can be qualified for radiation, they might still be preferred*




- Lower cost, wider availability
- Lower EMI (lower capacitances)
- Lower low frequency noise!
- Higher efficiency (lower capacitances)

But if they can't – bPOL48 looks pretty reasonable, and we could make it the baseline choice.


FEMC quantities: Likely 2 bPOL48 per FEB (1.8 V and 3.3 V or maybe 5 V, w/ LDO's). 594 FEB installed. Procurement quantity $\sim 2 * 594 * 1.1$ (board spares) $* 1.15$ (parts excess) = **~ 1500 bPOL48's**
[+ EEEMC ~ 250 bPOL48's]

* e.g. LTC3626

FoCAL v2.1.2 PCB toroid inductor





2/6/2026 supplement – measuring the PCB toroid inductor – sanity check



backup

Key waveforms (1.2 μH , 1.8 V 0 A out)



	Current	Max	Min	Mean	RMS	σ (S-dev)	Event count	Wave count
Meas Group 1								
Frequency	758.23 kHz	759.94 kHz	756.43 kHz	758.24 kHz	758.24 kHz	567.75 Hz	1578	1578
Pos. duty cycle	12.541 %	12.781 %	12.473 %	12.619 %	12.619 %	0.048 %	1578	1578
Meas Group 2								
Peak to peak	1.8498 A	1.8972 A	1.834 A	1.8606 A	1.8606 A	9.9996 mA	1578	1578
Cycle mean	-35.573 mA	31.35 mA	-62.993 mA	-17.474 mA	22.146 mA	13.61 mA	1578	1578
Cycle RMS	523.72 mA	525.87 mA	521.28 mA	523.18 mA	523.18 mA	630.83 μA	1578	1578

C1 4 V/ 0 V 500 MHz DC-1 M Ω 10:1
C2 400 mA/ 0 A 500 MHz DC-1 M Ω inv

Control waveforms and deadtime



Later I changed R8, R9 to 18.2 kΩ (was 47 kΩ).

Still plenty of deadtime.


Didn't make any significant efficiency improvement though (at 1.8 V ~1.5 A).

FoCalDCDC stock 1 μ H inductor (COTS, powder core, probably it is Kemet # MPX1D1264L1R0)

the (unknown P/N) powder core 1uH inductor that was on the board originally



FoCaIDCDC stock 1 μ H inductor (COTS, powder core)



	Current	Max	Min	Mean	RMS	σ (S-dev)	Event count	Wave count
Meas Group 1								
Frequency	1.338 MHz	1.3414 MHz	1.3349 MHz	1.338 MHz	1.338 MHz	1.0017 kHz	2063	2063
Pos. duty cycle	10.39 %	10.538 %	10.213 %	10.387 %	10.387 %	0.044 %	2063	2063
Meas Group 2								
Peak to peak	1.1383 A	1.17 A	1.1225 A	1.1403 A	1.1403 A	9.452 mA	2063	2063
Cycle mean	1.4588 A	1.5069 A	1.4299 A	1.4697 A	1.4698 A	13.064 mA	2063	2063
Cycle RMS	1.4891 A	1.5363 A	1.4606 A	1.4997 A	1.4998 A	12.818 mA	2063	2063

Statistics: Reset

C1

4 V/

0 V 500 MHz

DC-1 M Ω 10:1

C2

400 mA/

0 A 500 MHz

DC-1 M Ω inv

FoCalDCDC, GV modifications

Default settings:

R1 and R3 not populated: the PGOOD signal is monitored by the DCB.
R2 and R4 not populated: the ENABLE signal is controlled by the DCB.

PGOOD = 1.18 V at V_b 1.50 V
Venable = 1.18 V for 18 V input.
EN_LINREG_XX have internal pullups. Mount pulldown to disable.

If the PGOOD signal is to be monitored, it must be pulled up on the DCB! In this case R1 and R2 is DNP!

A voltage above 800 mV applied to the Buck_En pin will enable and start operation. An embedded 500 kΩ resistor pulls the voltage of the Buck_En pin to GND.

24k pull-down delay the enable of the regulator until Vin is around 14V (the internal pullup is 500k). This sets an effective UVLO at $V_m=14V$.

Vout_Feed is the feedback of Vout to supply VDD in steady state (so LinPOL48V is only used for startup). For this to work, OutLin must be set to a lower value than Vout.


If R2, R4 resistors are not populated, the ENABLE pin must be controlled from the DCB!

274k
open

R7 stock was 200k (30D code)
installed 383k for 800kHz target, got 737kHz
then 374k, got 761kHz
leave it so

Rf	fsw [MHz]
700k	1.05
200k	1.35
180k	1.48
160k	1.65
150k	1.99
100k	1.51
52k	2.98

PTAT
BGP_EA
VGG_D



Output voltage settings table

Target	R12	R16	R17	Vb
1.5V	0	DNP	619k	1.52V
2.75V	0	DNP	267k	2.75V
5.0V	3.3k	3.3k	301k	5.01V

If Vb is below 3.3 V the voltage divider R12/R16 is not required.
The resistor between Vout_S and Vi must have a value of 1 MΩ.
Vi: Input voltage of the Error Amplifier. Vi is connected between the 2 resistors (R15 and R17) and the resulting voltage is compared to the internal reference voltage (about 580mV).

for 1.8V output


15 pF cap on R15 (maybe 12 pF would be better)

Idea to try later: Since pin 12 provides higher frequency feedback, maybe pin 11 feedback can come all or just in part from load side of an output filter inductor, getting better regulation. Try.

Mechanical




Test points




On my prototype board, Vin has 10 uF 50 V X5R 1210 and then feeds through an inductor to the Vin connection pad at edge of the FoCalDCDC board. Solenoid ~0.16" diameter, 7 turns 24 AWG.

VIN: min 13V ... max 48V
Conversion ratio (VIN/Vb): 2 ... 20
Possible output voltages: 1.5V; 2.75V; 5.0V; ⇒ Vb: 13V ... 30V



These "removed" components do not exist in layout even. That confused me for a while... Fine, no problem.




1.2 uH air-core coil


On my prototype board, Vout connects to 2x 47uF 10V X5R 1210 || 220uF 16V T491X, then through inductor ~0.23" dia 3.5 turns 18AWG, then one more 47uF 1210 is the output.

The T491X was a later addition, to check if output was ringing. Made little/no difference, it was not. Probably good to have anyway though.

Signals and supplies monitoring



Wigner RCP Budapest, Hungary	Title ProjectMainTitle FoCalDCDC v2.1		
	Size A3	Scale -	Document Number -
Designer:	Modified: 2024. 12. 04.	Printed: 2025. 02. 05.	Revision 1.1
Drawn by:	File: FoCalDCDC v2.1.SchDoc		Variant: [No Variations]
Approved:			Sheet 1 of 1



EPC2152 – ePower™ Stage IC

$V_{IN}, 80\text{ V}$

$I_{Load}, 15\text{ A}$ $V_{CC} = 12\text{ V}$

EPC23104 – ePower™ Stage IC

$V_{IN}, 100\text{ V}$

$I_{LOAD}, 15\text{ A}$ $V_{CC} = 5\text{ V}$

PRELIMINARY

Electrical Characteristics

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Power Supply						
I_{DD_Q}	Off state total quiescent current	$HS_{IN}/LS_{IN} = 0\text{ V}, V_{DD} = 12\text{ V}, SW$ floating		14	21	mA
I_{DD_1MHz}	Total operating current @1 MHz	PWM = 1 MHz, 50% On-Time, includes bootstrap current		25	37	
I_{DD_3MHz}	Total operating current @3 MHz	PWM = 3 MHz 50% On-Time, includes bootstrap current		28	40	

Electrical Characteristics

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Power Supply						
I_{DRV_Q}	Off State Total Quiescent Current	$HS_{IN}/LS_{IN}/SD = 0\text{ V}, V_{DRV} = V_{DD} = 5\text{ V}, SW$ floating		10	TBD	mA
I_{DRV_100kHz}	Total Operating Current @100 kHz	PWM = 100 kHz, 50% On-Time, includes bootstrap current		14	TBD	
I_{DRV_1MHz}	Total Operating Current @1 MHz	PWM = 1 MHz, 50% On-Time, includes bootstrap current		20	TBD	

High Side Internal Power FET						
$R_{DS(on)_HS}$	High side FET $R_{DS(on)}$	$I_{LOAD} = +/-10\text{ A}, HS_{IN} = 5\text{ V}, LS_{IN} = 0\text{ V}$		10	14.5	mΩ
$V_{HS_DS_Clamp}$	High side 3 rd quadrant clamp	$I_{LOAD} = -10\text{ A}, HS_{IN} \& LS_{IN} = 0\text{ V}$		-2	-2.5	V
I_{LEAK_VIN-SW}	Leakage current (V_{IN} to SW)	$HS_{IN} = 0\text{ V}, SW = 80\text{ V}, SW = 0\text{ V}$		100	210	μA
C_{OSS_HSFET}	Output capacitance (V_{IN} to SW)	$HS_{IN} = 0\text{ V}, V_{IN} = 48\text{ V}, SW = 0\text{ V}$		339		pF
Q_{OSS_HSFET}	Output charge (V_{IN} to SW)	$HS_{IN} = 0\text{ V}, SW = 48\text{ V}, SW = 0\text{ V}$		26		nC
Low Side Internal Power FET						
$R_{DS(on)_LS}$	Low side FET $R_{DS(on)}$	$I_{LOAD} = +/-10\text{ A}, LS_{IN} = 5\text{ V}, HS_{IN} = 0\text{ V}$		10	14.5	mΩ
$V_{LS_DS_Clamp}$	Low side 3 rd quadrant clamp	$I_{LOAD} = -10\text{ A}, HS_{IN} \& LS_{IN} = 0\text{ V}$		-2	-2.5	V
I_{LEAK_SW-GND}	Leakage current (SW to GND)	$LS_{IN} = 0\text{ V}, SW = 80\text{ V}$		150	310	μA
C_{WELL}	HV well capacitance (SW to GND)	$HS_{IN} = 0\text{ V}, V_{IN} = 48\text{ V}, SW = 48\text{ V}$		57		pF
C_{OSS_LSFET}	Output capacitance (SW to GND)	$LS_{IN} = 0\text{ V}, SW = 48\text{ V}$		396		
Q_{OSS_LSFET}	Output charge (SW to GND)	$LS_{IN} = 0\text{ V}, SW = 48\text{ V}$		31		nC

High Side Internal Power FET						
$R_{DS(on)_HS}$	High Side FET $R_{DS(on)}$	$I_{LOAD} = +/-10\text{ A}, HS_{IN} = 5\text{ V}, LS_{IN} = 0\text{ V}$		8.7	11	mΩ
$V_{HS_DS_Clamp}$	High Side 3rd Quadrant Clamp	$I_{LOAD} = -10\text{ A}, HS_{IN} \& LS_{IN} = 0\text{ V}$		-1.5		V
I_{LEAK_VIN-SW}	Leakage Current (V_{IN} to SW)	$HS_{IN} = 0\text{ V}, V_{IN} = 100\text{ V}, SW = 0\text{ V}$			300	μA
C_{WELL}	HV-Well Capacitance (SW to PGND)	$HS_{IN} = 0\text{ V}, V_{IN} = 48\text{ V}, SW = 48\text{ V}$		32		pF
C_{OSS_HSFET}	Output Capacitance (V_{IN} to SW)	$HS_{IN} = 0\text{ V}, V_{IN} = 48\text{ V}, SW = 0\text{ V}$		189		
Q_{OSS_HSFET}	Output Charge (V_{IN} to SW)	$HS_{IN} = 0\text{ V}, V_{IN} = 48\text{ V}, SW = 0\text{ V}$		15		nC
E_{QOSS_HSFET}	Output Capacitance Stored Energy	$HS_{IN} = 0\text{ V}, V_{IN} = 48\text{ V}, SW = 0\text{ V}$		0.27		μJ
$E_{ON_HS_0}$	Turn-On Switching Energy (HS_FET)	HS Turn-On, $SW = 0\text{ V to } 48\text{ V}, R_{BOOT} = 0\text{ }\Omega, I_{LOAD} = 10\text{ A}$		1.5		
$E_{ON_HS_1}$		HS Turn-On, $SW = 0\text{ V to } 48\text{ V}, R_{BOOT} = 2.2\text{ }\Omega, I_{LOAD} = 10\text{ A}$		2.7		
E_{OFF_HS}	Turn-Off Switching Energy (HS_FET)	HS Turn-Off, $SW = 48\text{ V to } 0\text{ V}, I_{LOAD} = 10\text{ A}$		0.09		

Low Side Internal Power FET						
$R_{DS(on)_LS}$	Low Side FET $R_{DS(on)}$	$I_{LOAD} = +/-10\text{ A}, LS_{IN} = 5\text{ V}, HS_{IN} = 0\text{ V}$		8.7	11	mΩ
$V_{LS_DS_Clamp}$	Low Side 3rd Quadrant Clamp	$I_{LOAD} = -10\text{ A}, HS_{IN} \& LS_{IN} = 0\text{ V}$		-1.5		V
$I_{LEAK_SW-PGND}$	Leakage Current (SW to PGND)	$LS_{IN} = 0\text{ V}, V_{IN} = 100\text{ V}, SW = 100\text{ V}$			100	μA
C_{OSS_LSFET}	Output Capacitance (SW to PGND)	$LS_{IN} = 0\text{ V}, SW = 48\text{ V}$		189		pF
Q_{OSS_LSFET}	Output Charge (SW to PGND)	$LS_{IN} = 0\text{ V}, SW = 48\text{ V}$		15		nC
E_{QOSS_LSFET}	Output Capacitance Stored Energy	$LS_{IN} = 0\text{ V}, SW = 48\text{ V}$		0.27		μJ
$E_{ON_LS_0}$	Turn-On Switching Energy (LS_FET)	LS Turn-On, $SW = 48\text{ V to } 0\text{ V}, R_{BOOT} = 0\text{ }\Omega, I_{LOAD} = 10\text{ A}$		1.5		
$E_{ON_LS_1}$		LS Turn-On, $SW = 48\text{ V to } 0\text{ V}, R_{BOOT} = 2.2\text{ }\Omega, I_{LOAD} = 10\text{ A}$		2.7		
E_{OFF_LS}	Turn-Off Switching Energy (LS_FET)	LS Turn-Off, $SW = 0\text{ V to } 48\text{ V}, I_{LOAD} = 10\text{ A}$		0.09		