

sPHENIX Director's Review: 1.2.5 TPC FEE


Takao Sakaguchi, BNL Physics

August 2-4, 2017 BNL

The Subsystem

PH**ENIX


- WBS 1.2.5: Front End Electronics (FEE) for the TPC
 - Receive analog signal from the padplane on TPC, and send the digitized data out to the backend electronics (DAM) via optical cable








- WBS 1.2.5: Front End Electronics (FEE) for the TPC
 - Receive analog signal from the padplane on TPC, and send the digitized data out to the backend electronics (DAM) via optical cable



The Subsystem Technical Overview



- 154K channels from both ends of TPC
 - One FEE takes care of 256 channels
 - → 600 FEEs in total
 - 25 FEE for 1/12 of one end
 - 8 SAMPAs + FPGA
 - Operates at 10MHz sampling
 - Continuous readout mode
- SAMPA = CSA + Shaper + ADC + DSP
 - 32ch input
- FPGA receives slow control and timing/clock signal from DAM via optical fiber, and distributes to SAMPAs
- FPGA collects digitized data from SAMPAs and send them to DAM via optical fiber
- FPGA can also perform initial data reduction









Figure 6.4: Schematic of the SAMPA ASIC for the GEM TPC readout, showing the main building blocks.

Scope



- WBS 1.2.5 includes cost for:
 - FEE board production
 - Procurement of male (female)
 connectors on the FEE card and
 female (male) connectors on
 padplane
 - Test stand development and equipment to test the FEEs
- WBS 1.2.5 doesn't include cost for:
 - Optical fiber from FEE to DAM module
 - A DAM module for FEE testing
 - They are included in WBS 1.2.6








- CAM (Physicist): <u>Takao Sakaguchi</u> (BNL Physics)
 - 20+ years experience of detectors and electronics, including RICH detector and its FEE development (1996-2004), and HBD detector (2006-2011) in PHENIX
- Primary engineer 1: <u>Joe Mead</u> (BNL Instrumentation)
 - 25 years experience in designing high speed electronic circuitry, embedded systems,
 and DAQ systems for high-energy/nuclear physics and neutron/photon applications
 - X-ray Detector (2012-), NSLS II Beam Position Monitor (BPM) Electronics (2009-), LSST (2012- 2014), ATLAS LAr Calor. Readout (2007-2012), Neutron Detector DAQ (2000-2007), SNS BPM Electronics (2002-2005), RHIC BPM Electronics (1995-2002), PHENIX Timing System (1995-2000)
- Primary engineer 2: <u>John Kuczewski</u> (BNL Instrumentation)
 - Another very experienced electronic engineer
- Other helps
 - SAMPA development: <u>M. Bregant</u> (Univ. of Sao Paulo)
 - STAR iTPC experts: <u>T. Ljubicic</u>, <u>B. Sheetz</u>, <u>F. Videbaek</u> (BNL Physics)
 - ALICE TPC experts (former PHENIX collaborators): <u>K. Read</u>, <u>C. Britton</u> (ORNL), <u>A. Oskarsson</u>, <u>D. Silvermyr</u> (Lund Univ.)

Schedule Drivers



- Prototyping will be finished before CD-2 review. Production will start after CD-2 authorization
- 3-4 months each for parts procurement, board fabrication and parts mounting, and QA testing for the final production






3/30/2017

Cost Drivers

- We performed a bottom-up cost estimate
 - 1.2.5.1: Prototype v1
 - 1.2.5.2: Pre-production proto.
 - 1.2.5.3: Production

Navigation pan



BOE for 1.2.5.1

We assume here that the SAMFA chip developed for the ALCE experiment will be used as our main amplifier and digitizer device. We assume that all development costs of that ch herefore we only develop a custom board onto which we place the SAMFA chips. The SAMFA chips will be operated (except during calibration) with the internal DSP active and ham ask. This means that the dats will be conflicted to hits above peets look, Just are just the FSFA located on the FEE board will have very light duty, jumply planing that dats of this ask. This means that the dats will be conflicted to hits above peets look, as a require the FSFA located on the FEE board will have very light duty, jumply planing that dats of the

nificant processing or formatting

BOE for 1.2.5.2 Date of Est sPHENIX Detector Relativistic Heavy Ion Collider Date of Est: sPHENIX Detector BASIS of ESTIMATE (BoE) Relativistic Heavy Ion Collider Prepared By Takao Work Package Name WBS Number DocNo. BASIS of ESTIMATE (BoE) ontrol Account No TECHNICAL SCOPE: WORK STATEMENT: WORK STATEMENT: Estimate Type (check all that apply) Estimate Type (check all that apply) Work Complete **Existing Purchase Order** Catalog Listing or Industrial Construction Database Work Complete Documented Vendor Quotation based on Drawings/Sketches/Specifications Budgetary Estimate by Vendor/Fabricator based on Sketches, Drawings, or other Written Correspo Catalog Listing or Industrial Construction Database Engineering Estimate based on Similar Items or Procedures Documented Vendor Quotation based on Drawings/Sketches/Specifications Engineering Estimate based on Analysis Budgetary Estimate by Vendor/Fabricator based on Sketches, Drawings, or other Written Corresponden Engineering Estimate based on Similar Items or Procedures X Engineering Estimate based on Analysis Supporting Documents (including but not limited to) Supporting Documents (including but not limited to): Assumptions Used in Developing Estimate

Assumptions Used in Developing Estimate

BOE for 1.2.5.3

sPHENIX Detector

Relativistic Heavy Ion Collider

	BASIS	OT ESTIMATE (BOE)	(refer Rev. Log)				
Work Package Name:	WBS Number:		(Telef Hevi cog)	Control Account Number			
TPC FEE Production	1.2.5.3						
WBS DIctionary Definition: CHAMBER (2005) CHAMBER (2							
Estimate Type (check all that apply): Work Complete Estisting Furchase Order X Catalog tisting or industrial Construction Database X Documented Vendor Quotation based on Drawingy/Sketches/Specifications X Budgetary Estimate by Vendor/Fabricator based on Sketches, Prawings, or other Written Correspondence X Engineering Estimate based on Similar Rems or Procedures X Engineering Estimate Dased on Similar Rems or Procedures X Expert Opinion							
Supporting Documents (in	cluding but not limit	ted to):					
Assumptions Used in Developing Estimate							
	to which we place the SAMPA chip.	e used as our main amplifier and dightser device. We as s. The costs of the FEE are overwhelmingly dominated by group developing the SAMPA chip.					

N Nav FEE Prototype v1 FEE Pre-Production FEE Production Prototype v1-Details Pre-Production-Details Production-Details Quotatil 4

herefore we only develop a custom and not which we place the SAMPA chips. Because of the progress of bothe ALICE and STAR in developing multi-SAMPA FEE cards, we believe iready identified will allow us to move directly from the v1 prototype to the pre-production prototype.

Cost Drivers



Prototyping and test stand development: \$100k (with 23% contingency)

Production

SAMPA (7800 chips): \$350k

FPGA (750 chips): \$75k

All other peripherals: \$150k

Board prod. and mounting costs: \$120k

Power supply (22 units): \$110k

\$810k is the net total. \$960k with 19% contingency


Purchase for 80% yield of good tested boards

Contingency numbers are the weighted average of those for each item

	А	В	С	D	Е	F	G	J	K
1	WBS	Description	Item	Vendor	Total	Status	Basis of Estimate	Wt Contingency	Total
2	1.2.5.3	TPC FEE Production						0.19	
3	1.2.5.3.1	Procure TPC FEE components						0.19	\$576,000
4			SAMPA chip	CERN	\$351,000	Pending	4800 + 3000 chips (~\$45/chip)	1	
5			FPGA (Artix-7)	Xilinx	\$75,000	Pending	Weq quote (98 * 600 +25% spare)		
6			Optical transmitter/receiver	Avago	\$37,500	Pending	50 * 600 + 25% spare	1	
7			Resistor/capacitor/regulator	Digikey	\$75,000	Pending	100 * 600 + 25% spare		
8			Card Connectors	Samtec	\$37,500	Pending	50 * 600 + 25% spare		
9	1.2.5.3.2	Procure TPC FEE LV power supplies						0.10	\$116,484
10			10AWG 6T00UP Cable	Belden	\$6,000	Pending	\$1.5/ft, 4000ft.	1	
11			MegaPac chassis (5V)	Vicor West Coast	\$110,484	Pending	manufacture quote (5022 * 20 + 2 spare)		
12	1.2.5.3.3	Fabricate and assemble all TPC Fee boards						0.20	\$115,500
13			Initial fee		\$2,000	Pending			
14			Board fabrication		\$75,000	Pending	100 * 600 + 25% spare		
15			parts mounting initial fee		\$1,000				
16			Parts mounting		\$37,500	Pending	50 * 600 + 25% spare		


Basis of Estimate and Resource-Loaded Schedule PHI ENIX

All documents are in place



1	A	В	С	D	E	F	G	J	K
1	WBS	Description	Item	Vendor	Total	Status	Basis of Estimate	Wt Contingency	Total
2	1.2.5.3	TPC FEE Production						0.19	
3	1.2.5.3.1	Procure TPC FEE components						0.19	\$576,000
4			SAMPA chip	CERN	\$351,000	Pending	4800 + 3000 chips (~\$45/chip)		
5			FPGA (Artix-7)	Xilinx	\$75,000	Pending	Weg guote (98 * 600 +25% spare)		
6			Optical transmitter/receiver	Avago	\$37,500	Pending	50 * 600 + 25% spare		
7			Resistor/capacitor/regulator	Digikey	\$75,000	Pending	100 * 600 + 25% spare		
8			Card Connectors	Samtec	\$37,500	Pending	50 * 600 + 25% spare		
9	1.2.5.3.2	Procure TPC FEE LV power supplies						0.16	\$116,484
10			10AWG 6T00UP Cable	Belden	\$6,000	Pending	\$1.5/ft, 4000ft.		
11			MegaPac chassis (5V)	Vicor West Coast	\$110,484	Pending	manufacture quote (5022 * 20 + 2 spare)		
12	1.2.5.3.3	Fabricate and assemble all TPC Fee boards						0.20	\$115,500
13			Initial fee		\$2,000	Pending			
14			Board fabrication		\$75,000	Pending	100 * 600 + 25% spare		
15			parts mounting initial fee		\$1,000				
16			Parts mounting		\$37,500	Pending	50 * 600 + 25% spare		


	sPHENIX Detector	Date of Est:	3/30/2017
	Relativistic Heavy Ion Collider	Prepared By:	Takao Sakaguchi
	BASIS of ESTIMATE (BoE)		
Work Package Name:	WBS Number:	(refer Rev. Log)	ontrol Account Number
TPC FEE Prototype v1	1.2.5.1		
W85 Dictionary Definition: ECHNICAL SCOPE: CONTAINS ALL TASKS WHICH ARE REQUIRED TO WORK STATEMENTS. ROVIDE MATERIAL/EQUIPMENT TO PRODUCE.	DESIGN, PROCURE, FABRICATE AND ASSEMBLE COMPONENTS FOR FEE PROTOTYPE VI. NIO TEST THE FEE PROTOTPYE VI. FOR THE TPC.		
X Budgetary Estimate by Vo X Engineering Estimate base X Engineering Estimate base X Expert Opinion	rtation based on Drawings/Sketches/Specifications endor/Fabricator based on Sketches, Drawings, or other Written Corresp ed on Similar Items or Procedures	rondence	
Therefore we only develop a custom board o	eloping Estimate Ged for the AUC Experiment will be used as our main amplifier and applicar device as which we place to a SARAY, rolly as The AUC AUC AUC will be speciated because during the control of the AUC	g calibration) with the internal	DSP active and handling the zero suppression
Nav FEE Prototype v1 FE	Pre-Production / FEE Production / Prototype v1-Details / Pre	e-Production-Details / I	Production-Details Quotati 4



Status and Highlights (I)



- Small-scale prototype was produced and is being tested
 - Board consists of two SAMPAs and a SFP (optical module)
 - Purpose is to check interface of SAMPA and FPGA
 - FPGA function is provided by Xilinx Artix-7 evaluation board
- Found and fixed several interface mismatch
- Succeeded in performing slow control of SAMPA and reading out ADC and sync data through FPGA memory
- Attached a prototype padplane to the prototype FEE, and now trying reading out the data with injecting pulses




Status and Highlights (II)



Design of full-scale prototype is in progress.

Full-scale prototype design will be passed to board routing as soon as we finished evaluating basic features of SAMPA with small-scale prototype

Selecting of peripheral parts are almost done.




Padplane side











Summary



- We have produced the cost and schedule for the TPC FEE (WBS 1.2.5) by bottom-up estimate
 - \$100K for prototyping, \$960K for final production, including contingency
- Enough resource of engineering as well as technical consultation from outside sPHENIX is available
- Excellent progress has been made for prototyping
- Parts for final production will be readily available upon necessity
 - We have been in close contact with SAMPA development, production, and testing team so that the chips will be readily provided upon request



Back Up



Design parameters






Figure 4.26: Schematic layout of TPC main elements.



- 154K readout channels from both ends
 - 40 measurements (clusters) in radial direction
- 15KHz is the baseline trigger rate
 - limit of DAQ rate prior to livetime fall-off
 - We assume that beam interaction may happen as much as 100KHz for |z|<1m
- $dN_{ch}/dy = 180$ (minbias Au+Au @ 200GeV) \rightarrow 400 tracks in $|\eta| < 1.1$
 - Background and fakes effectively doubles the number of tracks; 800 tracks in the TPC
- Raw rate: 940Gbits/s @ 100KHz
 - Caveat: Radially-averaged rate
 - η dependent acceptance change is taken into account






Padplane layout

- New pad layout (30<r<78cm)
 - Three segments in radial direction, each divided into 16 (8 for 30<r<40cm)
 - 12 segments in phi direction, each divided into multiple of 16
 - Matching to number of input to a FEE
 - Each cell in the right figure corresponds to 16 pads in phi
- Variable pad size as a function of radial position
- Total 153,600 pads for both side
 - 600 FEE cards
- Data Rate (no header included)
 - 1.42Gbps/board for 30<r<40cm
 - 1.45Gbps/board for 40<r<60cm
 - 0.77Gbps/board for 60<r<80cm
 - $\rightarrow 28$ Gbps/(1/12 full azimuth)

5 FEEs for 30<r<40cm, 8 for 40<r<60cm, 12 for 60<r<78cm, for each 1/12 of full azimuth

Each cell = 16pads in phi






Data rate calculation

- Raw data (100% duty factor is assumed)
 - Sampling rate in z-direction: 10MHz (= 100nsec)
 - Pulse peaking time is 160nsec (fixed from SAMPA's specification), which leads to ~350nsec for whole pulse shape.
 - More than 4 samples in timing (z) direction is necessary. We decided on taking 5 samples including pre-signal
 - One cluster will be spread over 3 pads in r-φ plane
 - Coming from the characteristics of the Ne2K (Ne CF_4 iC_4H_{10} : 95% 3% 2%) gas
 - We measure 40 clusters for one track
 - Each sample is 10 bits: 40 clusters * 15 * 10 bits = 6 Kbits/track
 - 800 tracks per event: 6Kbits/track * 800 = 4.8 Mbits/event
 - This number doesn't take eta-dependent acceptance change of TPC into account
 - At 100 KHz: 4.8 Mbits/event * 100 KHz = 480 Gbits/s
- With header of SAMPA (40% increase at maximum): 670Gbits/s
 - With eta-dependent acceptance change: 940Gbits/s

Common mode noise



Common mode noise issue (ALICE found)



- Common Mode removal is what the onboard DSP for the SAMPA chip is designed to do.
 - But, this is within a chip, i.e. 32 ch
- The technique:
 - Find a large number of "empty channels".
 - See if they all dip below zero together.
 - Correct everyone up by the amount of the dip.
- ALICE ended up with 5MHZ sampling instead of 10MHz in order to fit the bandwidth of GBTx
 - SAMPA itself can drain all the data