

Readout Electronics Status

Migration to FELIX underway...

- Using Xilinx KCU105 evaluation board
- Migration of simulation fro ISE 7.1 to Vivado...
- Simulating sub event building and send packet block.
- Currently, no PCIe block yet...
- **Packet Structure Definition**




- **FEM ID followed by:**


- A[2:0] → ADC Data, C[5:0] → Chip ID, R[6:0] → Row

Simulation of Send Packet Block:

- Conforms to the packet structure definition, high level overview:





Readout Electronics Status



ISE to Vivado Migration: Input Receiver Block

- To our surprise, only needed to update FIFO
- Configured PHY to lock to K28.5
 - No sync code between PHYs (yet...)
 - 4 PHYs locked to MGT LOCs



Development Roadmap:

- ROC to FELIX Data Link:
 - FELIX transceiver configuration (done)
 - ROC link decoder (done)
 - ROC depacketizer (done)
 - ROC link synchronization (in progress)
- FELIX to ROC Slow Control:
 - Link encoder, packetizer, controller (in progress)
- ROC Data Packager to PCIe
 - Sub event builder (in progress)
 - Data packager (in progress)
 - Data flow controller
- PCIe to Linux host
 - PCIe interface block with slow control and DMA
 - INTT PCIe Linux control software
 - INTT data file format

← **We are here!**